U.S. DEPARTMENT OF COMMERCE National Technical Information Service

AD-A036 691

MICROCIRCUIT RELIABILITY BIBLIOGRAPHY

VOLUME IV. 1976 ANNUAL REFERENCE SUPPLEMENT

(DOCUMENT NUMBERS 11045-11745)


IIT RESEARCH INSTITUTE CHICAGO

PREPARED FOR

ROME AIR DEVELOPMENT CENTER

GRIFFISS AIR FORCE BASE, NEW YORK

APRIL 1976



MICROCIRCUIT RELIABILITY BIBLIOGRAPHY

Volume IV - 1976 ANNUAL REFERENCE SUPPLEMENT
(DOCUMENT NUMBERS - 11045 - 11745)

Reliability Analysis Center ROME AIR DEVELOPMENT CENTER

REPRODUCED BY
NATIONAL TECHNICAL
INFORMATION SERVICE
U.S. DEPARTMENT OF COMMERCE
SPRINGFIELD, VA. 22161

THE RELIABILITY ANALYSIS CENTER IS A DOD INFORMATION ANALYSIS CENTER




NOTICE:

The MICROCIRCUIT RELIABILITY BIBLIOGRAPHY is reissued annually each April. To keep current reference information on hand purchase of the updated issue is recommended after April 1977.

是一个人,我们是一个人

The Reliability Analysis Center is a DoD Information Analysis Center operated by IIT Research Institute

under contract to the Rome Air Development Center, AFSC



The Reliability Analysis Center (RAC) is a service for the dissemination of reliability and experience information on microcircuit devices, including integrated circuits, thick and thin film circuits, hybrid devices, and large scale arrays (LSI) employed in military, space and commercial application.

The RAC analyzes and disseminates information that is generated during all phases of device fabrication, testing, equipment assembly, and operation. RAC data files are continually updated through information collected from independent R&D testing laboratories, device and equipment manufacturers, government agencies, and field installations.

REQUESTS FOR TECHNICAL ASSISTANCE AND INFORMATION ON AVAILABLE RAC SERVICES AND PUBLICATIONS MAY BE DIRECTED TO

Harold A. Lauffenburger
Reliability Analysis Center (RBRAC)
Rome Air Development Center
Griffiss Air Force Base, NY 13441
Telephone: 315/338-4151
Autovon: 587-4151

ALL OTHER REQUESTS SHOULD BE DIRECTED TO

Rome Air Development Center
RBRD/Anthony J. Feduccia
Griffiss Air Force Base, NY 13441
Telephone: 315/330-4921
Autovon: 587-4921

RELIABILITY ANALYSIS CENTER A DOD INFORMATION ANALYSIS CENTER

MICROCIRCUIT RELIABILITY BIBLIOGRAPHY

MRB 0474 Voi. IV

1976 Annual

Reference Supplement

Date of Issue: April 1976

是一个人,我们是一个人,我们也不是一个人,我们也不是是一个人,我们也不是一个人,我们也不是一个人,我们也不是一个人,我们也是一个人,我们也不是一个人,我们也不是 第一个人,我们也是一个人,我们也不是一个人,我们也不是一个人,我们也不是一个人,我们也不是一个人,我们也不是一个人,我们也不是一个人,我们也不是一个人,我们也不

Prepared By:

IIT RESEARCH INSTITUTE
10 WEST 35 STREET
CHICAGO, ILLINOIS 60616

Under Contract To:

ROME AIR DEVELOPMENT CENTER
AIR FORCE SYSTEMS COMMAND
GRIFFISS AIR FORCE BASE, NEW YORK 13441

1 -A

Approved for Public Release, Distribution Unlimited

TABLE OF CONTENTS

		Page
DLUME 1-3		
Cumulative Index		
INTRODUCTION		i
Ordering Information		í.
HOW TO OBTAIN DOCUME THIS BIBLIOGRAPHY	NTS REFERENCED IN	iii
HOW TO USE THE BIBLIO	ĠRAPHY	iv
Additional Information		v
TERM SELECTION GUIDE	(SECTION I)	£0 to I-13
SUBJECT TERM INDEX (SE	CTION II)	II-0
Category 1: Failure	Analysis	I-01 to I-19
Category 2: Test Pro	ocedures	2-01 to 2-16
Category 3: Fabricat	ion Methods and Techniques	3-01 to 3-21
Category 4: Reliabili	ty Studies	4-01 to 4-15
Category 5: Comput	erized Analysis: Math	
Mode	ling and Prediction	5-01 to 5-17
Category 6: Miscellan	neous	6-01 to 6-07
CORPORATE AUTHOR IND	EX (SECTION III)	III-0 to III-11
1975 PERSONAL AUTHOR	INDEY TECTION IV)	IV-0 to IV-28
OLUME II		
Cumulative References (1967-	1974)	
Document numbers 1401	- 10414	1 to \$58

TABLE OF CONTENTS (CONT'D)

	Page
VOLUME III	
1975 Reference Supplement Document numbers 10417 to 11044	1 to 199
VOLUME IV	
1976 Reference Supplement Document numbers 11045 to 11745	1 to 109

INTRODUCTION

GENERAL

The Microcircuit Rollswillty Bibliography references literature pertinent to the reliability of microcircuit technology. Aspects found herein encompass design, fabrication, quality assurance and application. References are selected for citation from the Reliability Analysis Center document files. The portion of the collection presented here dates from acquisitions made during 1967 (the inception of the RAC) to March of this year. Documents are selected on the basis of informational currency and usefulness, as well as availability to the engineering community. Unpublished data and related matter not generally disseminated by the primary source or through government agencies (e.g. DDC or NTIS) or industry channels are excluded.

FORMAT

Volumes IB, II, III and IV comprise an updated index and complete set of abstract citations.

MRB Volume I-B: Cumulative Index, April 1976

MRB Volume II: Cumulative References, April 1974

MRB Volume III: 1975 Annual Reference Supplement, April 1975 MRB Volume IV: 1976 Annual Reference Supplement, April 1976

The reader may discard volume IA, ARB Index 1975, without less since this information is now obtained in Volume IB.

Volume IB: the Cumulative Index, is an index to material found in both solumes II, III and IV Volume IB is prepared in shoth-ready formet by computarized techniques.

Volume II: MRB Curreletive References provides complete coverage of RAC bibliographic citations shrough February 1974.

Volume III: 44RB 1975 Annual Reference Supplement provides additional bibliographic coverage through March 1975.

Volume IV: MRB 1976 Annual Reference. ***/pplement provides additional bibliographic coverage for the current year.

CONTENT

Volume IB

Cumulative Index

The index contains the following four sections:

Term Selection Guide

Subject Term Index

Corporate Author Index

Personal Author Index 1976

Section I

TERM SELECTION GUIDE: contains subject terms selected from the RAC microcircuit Thesaurus. The terms are arranged in alphabetical order with sub-term description following each main term. For the reader's convenience, extensive cross-referencing is provided. The Selection Guide has been expanded this year to reflect some of the recent changes in technology.

Section 11

SUBJECT TERM INDEX: Cross-references subject terms and the RAC assigned document identification numbers found in Volumes II and III. In addition, all documents are assigned by computer, to one or more of the following reliability related categories.

- 1. Failure Analysis: Evaluation of defects, and failure analysis techniques.
- Test Procedures: Reliability Test techniques and procedures, including process control techniques.
- Fabrication Method and Techniques: Reliability aspects of microcircuit manufacturing.
- 4. Reliability Studies: Technical reports relating to formal reliability studies and investigations.
- 5. Computer Analysis: Math Modeling & Prediction: Prediction and modeling, statistical tools, Weibull analysis computer analysis, computer aids, etc.
- 6. Miscellaneous: Cites references that were not designated in any of the above categories.

Section III

CORPORATE AUTHOR INDEX: An alphabetical listing of selected corporate authors (i.e. names of organizations) originating documents. Each corporate author is followed by a listing of the appropriate RAC document identification numbers.

Section IV

PERSONAL AUTHOR INDEX 1976: An alphabetical listing of personal authors found in the Annual Reference Supplement with corresponding citation title and RAC document identification number.

Volumes II, III
and IV

では、これでは、日本のでは、日本のでは、日本のでは、日本のでは、日本のでは、日本のでは、日本のでは、日本のでは、日本のでは、日本のでは、日本のでは、「日本の日本のできる。」。 「日本の日本のできる。

CUMULATIVE AND ANNUAL REFERENCES

Volume II, MRB Cumulative References provides complete coverage of RAC bibliographic citations from 1967 through February 1974. References cited in Volume II are ordered sequentially with RAC assigned document identification numbers 1401 through 10414. Each citation includes (wherever possible) document title, author, source organization, identifying designations, in addition to a fully descriptive abstract of its content.

Volume III, MRB 1975 Annual Reference Supplement provides the additional bibliographic coverage from March 1974 to March 1975. RAC-assigned document numbers for this publication are 10417 through 11044. The citation format is the same as in Volume II.

Volume IV, MRB 1976-Annual Reference Supplement provides additional bibliographic coverage from March 1975 through March 1976. RAC-assigned document numbers for this volume are 11045 through 11745. Citation format is the same as used in Vols. II & III.

Gaps in the numbering sequence are due to selection. Because hard-to-acquire documents are not included, the cited references for certain subjects are necessarily incomplete. Thus, the RAC files may contain substantially more information or data than indicated in the bibliography. Complete data and guidance information are available from RAC published data compendia or direct consultation with RAC staff personnel.

Section V

是是一个人,我们就是一个人的,我们就是一个人的,我们就是一个人的,我们就是一个人的,我们就是一个人的,我们就是一个人的,我们就是一个人的,我们就是一个人的,我们

,这种是是这种,我们就是是是是这种的,我们就是这种,我们就是这种,我们也是是不是,他们就是这种,我们也是是这种,我们就是这种,我们也是是这种,我们也是是这种,也可以

DOCUMENT TITLE - KEYWORD IN CONTEXT INDEX 1978: An alpha-numerical listing of keywords from the document title which provides multiple means for uncovering document accession numbers.

ORDERING INFORMATION

The reader may order additional copies c the MRB or previously issued volumes directly from the Reliability Analysis Center. Pricing information follows:

Current issues

(Vol. IB and Vol. IV) \$ 40. (\$80, foreign)

Complete four volume set

(Vols. IB, II, III and IV) \$ 50. (\$100. foreign)

HOW TO OBTAIN DOCUMENTS REFERENCED IN THIS BIBLIOGRAPHY

Each reference listed herein contains complete bibliographic information including the personal and corporate author with address. Where the document is available from one of the government document distribution centers listed below, the cited reference will include an order number (e.g. AD, N, DP, etc.). Other documents can be obtained from the original source (i.e. author, journal, society, etc.). DOCUMENTS OTHER THAN THOSE PUBLISHED BY RAC CAN NOT BE OBTAINED FROM RAC.

To determine the availability of AD documents write or phone:

National Technical Information Service (NTIS) 5285 Port Royal Road Springfield, Virginia 22161 (703) 557-4650

OR for AD or AD Limited documents if you are a government contractor, contact:

Defense Documentation Center (DDC)
Cemeron Station
Alexandria, Virginia 22314
(202) 274-7633
Autovon: 284-7633

OR to determine the svallability of N documents

NASA Scientific and Technical Information Facility Post Office Box 8757 : Baltimora/Washington International Airport Maryland 21240 (301) 796-5300

HOW TO USE THE BIBLIOGRAPHY

PROCEDURE

- Select a bioliographic term(s) from the Term Selection Guide (Section 1) that most closely agrees with your subject interest.
- Look up the selected term(s) in the categorized Subject Term Index (Section II) to obtain a list
 of document numbers.
 - a) The terms of interest may be found under one or more categories. By choosing a category pertinent to your subject interest, a two-term logical AND is automatically achieved.
 - b) Additional terms may also be utilized in combination for AND/OR logical searches. For an AND situation a document number must appear under EACH of the terms searched in order for it to satisfy the search criteria. For an OR situation, all document numbers appearing under any one of the terms searched satisfy the criteria. The terms may all be in a single category or the search may encompass several categories.
- 3) If interested in reports issued by a specific organization, locate them in the Corporate Author Index (Section III) and read corresponding document numbers. Corporate Author may be combined with subject terms for an AND or OR type search statement.
- 4) If interested in reports by a specific author issued after March 1, 1974 locate them in the Personal Author Index (Section IV) and read the corresponding titles and document numbers.
- 5) If searching for documents by title, consult the Document Title Keyword in Context Index (Section IV) for the appropriate accession numbers. (This Index covers 1976 accessions only).
- 6) After pertinent document numbers are identified, go to Volume II, III or IV to obtain the bibliographic and abstract information.

EXAMPLE SEARCH

Problem:

THE PARTY OF THE P

Suppose you are interested in locating references to help in the evaluation of your screening program.

Solution:

1) Scan the Term Selection Guide (Section I) for subject terms related to your problem. For this example you could choose the term SCREENING EFFECTIVENESS. Turning to the Subject Term Index (Section II), you may decide that Category 2: Test Procedures is the subject you wish to reference. In the Test Procedures chapter of Section II you will find the following document numbers listed under SCREENING EFFECTIVENESS:

1741	4825	10063	10162	10370	10738	11081	11615
3040	4829	10095	10247	10462	10976	11207	11620
4757	10014	10110	10251	10642	10980	11290	
4759	10052	10113	10254	10647	10989	11433	
4799	10060	10151	10258	10699	11032	11443	

2) The bibliographic information and abstracts for the document numbers less than 10415 are found in Volume II. The remaining document numbers are found in Volume III and IV.

- 3) If you wish to qualify the search to a specific technology, such as complementary, MOS (CMOS), follow the same procedure as above.
 - a) Locate the term CMOS in the Term Selection Guide (Section 1)
 - b) Referring to the Subject Term Index (Section II) under Category 2 Test Procedures, you will find the following document numbers listed under the term CMO3:

A STANSON OF THE PROPERTY OF T

3071	4769	10218	10775	11191	11497	11704
4093	10018	10260	10954	11207	11689	11710
4 435	10063	10262	10989	11258	11691	
4760	10081	10738	11044	11394	11694	

c) Comparing the two document lists for coincident document numbers yields the following results for test procedures related to screening effectiveness for CMOS devices.

10063 10738 10989

(Decument numbers 10063, 10738 and 10989 are found in Volume II, while 11207 appears in Volume IV)

ADDITIONAL INFORMATION

The documents referenced may be acquired from the originator, the publisher, or one of the government document dissemination agencies. Ordering details appear under HOW TO OBTAIN DOCUMENTS REFERENCED IN THIS BIBLIOGRAPHY.

Please contact the RAC directly for further information concerning indepth literature searches, published reliability data compendia and technical consulting assistance.

Fox, W.A. (Natl. Semiconductor Corp., Santa Clara, CA) A 16-BIT MICROPRCCESSOR. pp. 16-7. 1975 IEEE International Solid-State Circuits Conference

The architecture of the PACE (Processing and Control Element) microprocessor has been organized to minimize external components, yet to provide a powerful instruction set for data manipulation and input/output. It is a parallel 16-bit, single-chip CPU implemented in P-channel, silicon-gate technology. PACE features four general purpose accumulators, a 10-word stack, interrupt logic control and status flags, a 16-bit ALU, and requires single phase, true and complement clocks. It has forty-five instruction types (337 individual instructions) with a typical execution time of 10 microseconds.

11046

,这是这种是一种,我们就是这种,我们就是一种,我们就是一种,我们就是一种,我们就是一种,我们就是一种,我们就是一种,我们就是一种,我们就是一种,我们就是一种,我们

ĭ

Wen, D.D., Early, J.M., Kim, C.K. et al. (Fairchild Semiconductor, Palo Altc, CA) A DISTRIBUTED FLOATING-GATE AMPLIFIER IN CHARGE-COUPLED DEVICES. pp. 24-5. 1975 IEEE International Solid-State Circuits Conference

A report on the operation of a distributed floating-gate amplifier which employs twelve charge-amplifying stages to sense extremely small charge packets in a buried channel charge-coupled device. Signal charges ranging from 30 to 105 electrons have been detected with an estimated rms noise equivalent signal of approximately 10 to 20 electrons at room temperature and 3-MHz bandwidth.

11047

Koike, N., Ashikawa, M., Kamiyama, T. et al. (Hitachi Central Res. Lab., Tokyo, Japan) AN ULTRA HIGH-SPEED CLOCK-PUISELESS SCANNER FOR MOS IMAGE SENSORS. pp. 26-7. 1975 IREE International Solid-State Circuits Conference

A clock-pulseless scanner for MOS image sensors is described in this paper. The scanner can be highly instrumental in solving two major technical problems which have been believed to be inevitable in MOS sensors: slow scan rate, and low S/N ratio due to the spike noise.

11048

Jespers, P. and Millet, J.M. (Catholic U. of Louvain, Louvain-la-Neuve, Belg.) A THREE-TERMINAL CHARGE-INJECTION DEVICE. pp. 28-9. 1975 IEEE International Solid-State Circuits Conference

This article discusses the development, fabrication, and electrical characteristics of a three terminal charge injection device.

11049

Brown, D.M., Ghezzo, M. and Garfinkel, M. (GE Corporate Res. and Dev. Schenectady, NY)
TRANSPARENT METAL OXIDE ELECTRODE CID
IMAGER ARRAY. pp. 34-5. 1975 IEEE International Solid-State Circuits Conference

The use of metal oxide transparent electrodes in a high density charge injection imager device (CID) array has increased the sensitivity and has flattened and extended the spectral response to shorter wavelengths in the blue (4000A). Experimentally determined spectral-response curves of operational selfscanning CID imager arrays are presented.

11050

Craven, R.B. (Analog Devices/Semiconductor, Wilmington, MA)
AN INTEGRATED CIRCUIT 12-BIT D/A CONVERTER.
pp. 40-1. 1975 IEEE International Solid-State Circuits Conference

A number of monolithic digital-toanalog converter circuits which use precision resistor ladder networks to determine the bit weighting have been developed. Efforts to extend these techniques
to 12 bits have been inhibited both by
the poorer yield of the resulting larger
chips, and by the inability to deposit
sufficiently precise resistors to realize
12-bit accuracy. This paper will describe an integrated circuit 12-bit D/A
converter which circumvents these problems by combining bipolar LSI, Si-Cr
on silicon, and active laser trimming
technologies.

11051

Hamade, A.R. and Albarran, J.F. (Natl. Semiconductor Corp., Santa Clara, CA) A JFET/BIPOLAR 8-CHANNEL ANALOG MULTI-PLEXER. pp. 42-3. 1975 IEEE International Solid-State Circuits Conference

The recent trends towards digital implementation of analog control functions has made the need for a low cost, high performance analog multiplexer that uses JFET switches and bipolar drive circuitry. It has been fabricated on a 4700 mil2 monolithic silicon chip using a new JFET/bipolar process. Each of the eight switches exhibits a typical 'on resistance' of 200 which is not modulated by the analog range of ± 10 V in less than 1 s. The circuit uses a bias scheme which assures operation over a wide range of temperature and process variations.

Hornak, T. and Corcoran, J. (Hewlett-Packard Labs., Palo Alto, CA) A HIGH PRECISION COMFONENT-TOLERANT ADC. pp. 44-5. 1975 IEEE International Solid-Sate Circuits Conference

Converters based on two resistors or two capacitors have been described. More typically, a ladder of many resistors is used. In the converter to be described, precision is based on the ratio accuracy of a small pulse transformer with tightly coupled windings. This ratio accuracy is known to be highly predictable and essentially independent of temperature and time. AC calibration systems and ac D/A converters have used the ratio precision of transformers for years. The conversion technique discussed allows the transformer to be used to encode dc signals.

11053

,这种,这种,这种,我们是一种,我们是一种,我们也是一种,我们是一种,我们是是一种,我们是是一种,我们是一种,我们就是一种,我们就是一种,我们就是一种,我们就是 第一种,我们是一种,我们是一种,我们就是一种,我们就是一种,我们就是一种,我们就是一种,我们就是一种,我们就是一种,我们就是一种,我们就是一种,我们就是一种,我们

Dill, F.H. (IBM, T.J. Watson Res. Ctr., Yorktown Heights, NY) POSITIVE OPTICAL LITHOGRAPHY. pp. 54-5. 1975 IEEE International Solid-State Circuits Conference

Optical lithography is the central pattern-determining technology in microelectronics. In this paper new techniques for quantitative understanding of lithography as applied to positive photoresist will be presented. These techniques involve a mathematical model based on physically measurable parameters; this enables computation of the effects of exposure and development on a photoresist film.

11054

Kriegler, R.J. (Bell-Northern Res., Ltd., Ottawa, Can.)
HIGH QUALITY SiO₂ FOR INTEGRATED CIRCUITS. pp. 56-7. 1975 IEEE International Solid State Circuits Conference

This paper will deal with four benefits that may be obtained from the use of HCl during high temperature processing of SiO2: a reduction of instabilities due to the presence of mobile ions in the oxide, an improvement in the dielectric breakdown characteristics of the oxide, a reduction of the surface state density at the oxide-silicon interface, and an increase in the minority carrier life time in the underlying silicon.

11055

Le Carpentier, J. (RTC-La Radiotechnique-Compelec, Caen, Fr.)
COMPUTER AIDED SYNTHESIS OF AN IC ELECTRICAL DIAGRAM FROM MASK DATA. pp. 84-5.
1975 IEEE International Solid-State Circuits Conference

Computer-aided mask making is essen-

tial in integrated circuit development, but automation of layout design is not yet widely used. The designer must thus define his topology by hand or with the aid of a graphical display and errors may occur, which means that the layout is not in accordance with the electrical design. Full checking by hand being almost impossible, the remaining errors can only be detected after processing the slices when the costs and time spent are already high. Reliability is greatly improved if one can use a computer to check the correspondence between the layout coded for mask making and the electrical diagram. This is the aim of the VETO program (Verification of Topology).

11056

Poss, R. and Harland, R. (Microsystems Internatl., Ltd., Ottawa, Can.) SIMPLIFIED PERIPHERAL CIRCUITS FOR A MARGINALLY TESTABLE 4k RAM. pp. 102-3. 1975 IEEE International Solid-State Circuits Conference

One-transistor-cell MOS RAMS have made feasible memory circuits with cell areas around 1 sq. mil. The problems associated with such circuits are well known. The signals used are small expressed in terms of charge, and the ratio of cell capacitance to bit-line capacitance is often 1:10 or more, dividing the storage node voltages by a corresponding ratio. Practical forms of such memories frequently use circuits peripheral to the array of such complexity as to negate much of the chip area advantage given by the one transistor cell. These circuits largely determine performance and power consumption as well as the susceptibility of the memory to pattern-sensitivity.

11057

Ebel, M., Gionis, J. and Regitz, W. (Intel Corp., Santa Clara, CA) A 4096-BIT HIGH SPEED ECL COMPATIBLE RAM. pp. 104-5, 219. 1975 IEEE International Solid-State Circuits Conference

There is a well-defined area of the memory market involving high-spead ECL oriented systems for which fast access times with static operation are essential requirements. A unique dynamic MOS memory with a pseudostatic cell that meets these requirements will be described. The fully decoded memory is 4096 words of 1 bit and all inputs (including clocks) and outputs are fully ECL compatible. It is fabricated using the N-channel silicon-gate process on a monolithic 204 x 237 mil silicon chip and is assembled in a 22-pin dual-in-line package.

Scharbert, J. and Murrmann, H. (Siemens AG, Munich, West Ger.) A 1024-BIT ECL-PROM WITH 15 ns ACCESS. pp. 106-7. 1975 IEEE International Solid-State Circuits Conference

TTL-PROM devices with up to 2-kbit capacity and about 50-ns access have become industry standard. The aim or our investigation was to develop an ECL-PROM of 1-kbit capacity (256 words by 4 bit, ECL 10 k compatible) for high speed application with an address access of less than 25 ns.

11059

Uchida, Y., Endo, N., Saito, S. et al. (Toshiba Res. and Dev. Ctr, Kanagawa, Japan) A 1024-BIT MNOS RAM USING AVALANCHE-TUN-NEL INJECTION. pp. 108-9. 1975 IEEE International Solid-State Circuits Conference

This paper describes a 1024-bit non-volatile MNOS random access memory using avalanche-tunnel injection and direct tunnel ejection for writing "0" and "1" respectively. Features of this memory are: no kind of isolation is required between memory cell array and peripheral circuits; writing both "0" and "1" can be done with single polarity power supply; unit cell size is comparable with that of the conventional MOS static RAM; and novel principle for writing operation and new memory cell array configuration have made it possible to implement this nonvolatile RAM.

11060

が、これには、1992年

Swanson, R.M. and Meindl, J.D. (Stanford U., Stanford, CA) FUNDAMENTAL PERFORMANCE LIMITS OF MOS INTEGRATED CIRCUITS. pp. 110-1. 1975 IEEE International Solid-State Circuits

A reasonably simple technique for including both two dimensional and weak inversion effects in a short channel MOST model will be presented. This model is shown to impose a lower bound on obtainable propagation delay and power consumption for MOS circuits.

11061

Heller, L.G., Spampinato, D.P. and Yao, Y.L. (IBM, T.J. Watson Res. Ctr. Yorktown Heights, NY) HIGH-SENSITIVITY CHARGE-TRANSFER SENSE AMPLIFIER. pp. 112-3. 1975 IEEE International Solid-State Circuits Conference

The one device dynamic memory cell, consisting of a single gating transistor and a storage capacitor, is attractive because of its low power consumption, its simple cell structure and its

potential for high density. Density, however, is tied directly to the sensitivity of the detection circuit. It is the object of this paper to present a sense amplifier circuit with much better sensitivity than the standard latch circuit, while maintaining the feature of conveniently restoring the information in the cell.

1106

Graul, J., Kaiser, H., Kokkotakis, N.A. et al. (Siemens AG, Munich, West Ger.) and Ryssel, H. and Kranz, H. (Institut für Festkörpertechnolgie der Fraunhofergesellschaft, Munich, West Ger.) DOUBLE IMPLANTED BIPOLAR HIGH-SPEED GATES WITH LOW-POWER DISSIPATION. pp. 120-1. 1975 IEEE International Solid-State Circuits Conference

This paper will report on a study of the speed power relations of oxide-iso-lated subnanosecond logic gates in relation to the characteristic data of double-implanted transistors (base-boron; emitter-arsenic). For comparison, double-diffused transistors (emitter-phosphorus) and circuits with conventional PN-isolation have also been assessed. Calculations of gate propagation delay versus power dissipation were performed with a modified Ebers-Moll model using measured transistor data and optimized geometrics.

11063

Rodgers, T.J., Asai, S., Pocha, M.D. et al. (Stanford U., Stanford, CA) DMOS EXPERIMENTAL AND THEORETICAL STUDY pp. 122-3, 223, NSF ENG 74-12151. DAAB07-72-0229. 1975 IEEE International Solid-State Circuits Conference

Double-diffused MOS transistors (DMOST) have received attention as gigahertz discrete transistors, nanosecond high-density logic elements and 200-300V low resistance switches. DMOS transistors have short channel lengths achieved by the use of a double diffusion technique similar to bipolar processing. This paper will present two accurate two-transistor models for DMOS. The simple enhancement-depletion model (E/D) is an extension of previous efforts which includes velocity saturation effects. The full E/D model gives improved accuracy and is designed to predict DMOS characteristics in CAD programs by a two-device simulation.

Appropriate the second of the

Ohta, K., Morimoto, M., Saitoh, M. et al. (Nippon Elec. Co., Ltd., Electrotech. Lab., Tokyo, Japan)
A HIGH-SPEED LOGIC LSI USING DIFFUSION SELF-ALIGNED DEPLETION MOST. pp. 124-5, 224. 1975 IEEE International Solid-State Circuits Conference

This paper reports the results of an approach using Diffusion Self-Aligned Enhancement Depletion MOS ICs (DSA-ED-MOS IC). The results show the ns-pJ range performance of a high-speed logic LSI using DSA-ED-MOS IC together with the performance by other devices.

11065

Weckler, G.P. (Reticon Corp., Sunnyvale, CA)
THE SERIAL ANALOG PROCESSOR. pp. 142-3, 226. 1975 IEEE International Solid-State Circuits Conference

A general-purpose analog signal processing device with computational power exceeding conventional components will be described. Its principal function is that of a cross-correlator; however, it will also function as an analog memory. This device does not use charge transfer techniques. An alternate approach which offers distinct advantages for many applications has been developed.

11066

Copeland, M.A. and Roy, D. (Carleton U., Ottawa, Can.) and Chan, C.C. (Bell Northern Res., Ltd., Ottawa. Can.)
A MULTIPLEXED VIDEO BANDWIDTH CCD RELAY LINE. pp. 146-7. 1975 IEEE International Solid-State Circuits Conference

A multiplexed CCD analog delay line, capable of delaying a line of TV signals for applications such as synchronization and bandwidth compression, is described.

11067

Mattern, J. and Lampe, D. (Westinghouse Defense and Electronic Systems Center, Baltimore, MD) A REPROGRAMMABLE FILTER RAHK USING CCD DISCRETE ANALOG SIGNAL PROCESSING. pp. 148-9, 226. 1975 IEEE International Solid-State Circuits Conference

The Analog Shift Register (ASR) based on the charge-coupling principle may be used to implement a filter bank in the frequency band occupied by most doppler frequencies. In this application of the ASR, the time delays are controlled with digital precision while the analog processing is accomplished with operational amplifer accuracy. The number of independent filter characteristics equals the number of ASR stages avail-

able for data storage. Reprogramming of the filter is accomplished by replacement of three integrated memory circuits which control three sets of digital filter constants.

11068

Shott, J. and Melen, R. (Stanford Electronics Lab., Stanford, CA)
THE RAZORBACK CCD: A HIGH-PERFORMANCE
PARALLEL INPUT DELAY LINE ARCHITECTURE.
pp. 150-1, 227. N00014-67-A-0112-0044.
1975 IEEE International Solid-State Circuits Conference

There are many applications for analog signal delay lines. A CCD delay line with multiple input taps provides a versatile structure to satisfy many delay line requirements in a single device. The input taps of a multiple input CCD may be used: (1) singly to provide a selectable bit delay, or (2) in parallel to perform delay-sum and multiplexing signal processing operations.

11069

Sealer, D.A. and Tompsett, M.F. (Bell Labs., Murray Hill, NJ)
A DUAL-DIFFERENTIAL ANALOG CHARGE-COUPLED DEVICE FOR TIME-SHARED RECURSIVE FILTERS. pp. 152-3. 1975 IEEE International Solid-State Circuits Conference

Among the earliest proposed applications of charge-transfer devices was a digitally-controlled analog recursive filter in monolithic form. Subsequently, a second-order recursive filter using a bucket brigade device was reported.

11070

Anacker, W. (IBM, T.J. Watson Res. Ctr., Yorktown Heights, NY)
SUPERCONDUCTING TUNNEL DEVICES AS AN ALTERNATIVE TO SEMICONDUCTORS FOR FAST COMPUTER CIRCUITS. pp. 162-3. 1975
IEEE International Solid-State Circuits Conference

Analysis and experiments have demonstrated, the potential of superconducting Josephson tunneling circuits for very high performance computer circuits. Still a host of problems exist, some of them unique to the new technology, but perhaps more of them due to the advancement toward higher system performance.

etici inimica pariconalisti contratico de la contratico d

Baechtold, W. (IBM Res. Lab., furish, Switz.) A FLIP-FLOP AND LOGIC GATE WITH JOSEPH-SON JUNCTIONS. pp. 164-5. 1975 IEEE International Solid-State Circuits Conference

The Josephson junction, a superconductive tunnel junction, shows great potential for very fast logic circuits due to its high switching speed and low power consumption. The first application of the device in a latching circuit was presented last year. In this paper, a new circuit, which is non-latching and, therefore, does not need a switched power supply, will be presented.

11072

Peltier, A.W. (Motorola Semiprod. Div., Mesa, AZ)
A NEW APPROACH TO BIPOLAR LSI: C³L. pp. 168-9. 1975 IEEE International Solid-State Circuits Conference

Complimentary constant current logic (C3L) is a dense, fast, efficient and producible form of bipolar LSI. Density is obtained from the simple NAND structure of the basic cell, which requires but one transistor regardless of the quantity of inputs or outputs. Gate array cells having five connectable outputs occupy ten to thirteen square mils of area for either triple diffused, V Isolation Polyhackfill (VIP) or total dielectrically isolated realizations. Nearly 1,000 gating operations can be performed on a 130 mils square die. Switching speeds of 3 ns at 1.0 mW per gate to 100 ns at 0.01 mW per gate are attainable on the same die. At the cost of a complex metal system, the number and area of critical diffusions and th. r material sensitivity are reduced.

11073

Berger, H.H. and Wiedmann, S.K. (IBM Labs., Boeblingen, West Ger.) SCHOTTKY TRANSISTOR LOGIC. pp. 172-3. 1975 IEEE International Solid-State Circuits Conference

With MTL/I²L, new circuit/device concepts have been devised to improve power delay and speed limit of superintegrated logic circuits by making stored charge in the switching device. With devices having the required characteristics the feasibility of this new approach has been shown.

11074

Muller, R. (Siemens AG, Munich West Ger.) CURRENT HOGGING INJECTION LOGIC: NEW FUNCTIONALLY INTEGRATED CIRCUITS. pp. 174-5. 1975 IEEE International Solid-

State Circuits Conference

Major drawbacks of the known functionally-integrated circuits are a formin of one for a single output I²L/MTL gate and a relatively large area consumption for CHL gates. A new approach involving functionally integrated logic-Current Hogging Injection Logic (CHIL)-combines the input flexibility of CHL with the performance and packing density of I²L, and is fully compatible with I²L circuits.

11075

Cense, A. and van Straaten, J. (N.V. Philips, Nijmegen, Neth.)
A VERTICAL SYNCHRONIZING CIRCUIT FOR TV RECEIVERS USING INTEGRATED INJECTION LOGIC TECHNIQUES. pp. 184-5. 1975 IEEE International Solid-State Circuits Conference

In a TV Transmitter the vertical frequency is digitally derived from the horizontal frequency. To obtain a vertical synchronization which has the same performance as the fly-wheel controlled horizontal synchronization a digital circuit appears practical to generate the vertical sawtooth from the horizontal oscillator. However, such a system is rather complex, so that normal bipolar circuits are much too expensive. signal processing cannot be optimized in MOS-techniques unless a separate IC is used for the divider. With Y2L this disadvantage can be avoided by combining with conventional bipolar techniques on one chip.

11076

Rodgers III, R.L. (RCA Corp., Lancaster. PA)
A 512 x 320 ELEMENT SILICON IMAGING DE-VICE. pp. 188-9. 1975 IEEE International Solid-State Circuits Conference

Charge Coupled Device (CCD) technology has been used to fabricate a high-resolution, low-blooming, 512 x 320 element silicon image device that generates standard 525-line TV pictures. The device uses a unique single-layer doped polysilicon gate structure. This structure maintains the basic simplicity of the original single-layer devices (self alignment of gates, no steps in gate structure causing opens, and single mask level for all CCD gates), but avoids the gap charging problem.

Suzuki, S., Nagahashi, Y., Tanaka, T. A STATIC RAM WITH MORMALLY-OFF-TYPE SCHOTTKY BARRIER FIFT'S. NEC Res. & Dev., no. 32 pp., 19-25, Jan. 1974. IEEE J. of Solid-State Circuits SC-8, no. 5,

A large scale integrated memory with low power consumption and high operating speed has been developed and evaluated. A fully decoded 256-b static random access memory chip was fabricated by using the enhancement-type Schottky Barrier gate FET's, having a threshold voltage of 0.1 V, obtained by ion-implanation. The memory chip was successfully operated with an access time of less than 150 mW/chip. A single power supply of -1.3V and CML input levels are addition-

Garvin, H.L. (Nughes Res. Labs., Malibu, HIGH RESOLUTION FABRICATION BY ION BEAM SPUTTERING. Solid State Technol. 16, no. 11, 31-6, Nov. 1973. Kodak Microelectronics Seminar, San Diego, CA, Dec.

Ion beam sputtering has proved to be a useful tool for the fabrication of microelectronic, microwave acoustic, and integrated optics components. It has demonstrated the ability to deposit or selectively remove a wide variety of thin film materials, and when coupled with the masking capabilities of photoresist patterns produced either optically, holographically or by electron beam exposure, devices have been fabricated that were not possible by prior art tech-

FIVE-YEAR PLAN GOAL: IMPROVED MECHANISMS FOR IC RELIABILITY. Electronics 47, no.

Suzuki, S., Nagabashi, Y., Tanaka et al.

A STATIC RAM WITH HORMALLY-OFF-TY SCHOTTEN BARRIER FIT's NE Res. no. 12 pp. 19-25, Jan. 1974. IE of Solid-State circuits SC-8, no. pp. 328-32, 1973

A large scale integrated memor low power consumption and high op speed has been devoloped and eval A fully decoded 256-b static rand cess memory chip was fabricated by the enhancement-type Schottky Bergate FET's, having a threshold wo of 0.1 v, obtained by ion-implans the memory chip was successfully ated with an access time of less 150 mW/chip. A single power suppl-1.3V and CML input levels are adal features of the memory chip.

11080

Garvin, H.L. (Nughes Res. Labs., CA)

HIGH RESOLUTION FABRICATION BY IO SPUTTERING. Solid State Technol. no. 11, 31-6, Nov. 1973. Kodak M electronics Seminar, San Diego, C 11-12, 1972

Lon beam sputtering has proved a useful tool for the fabrication roelectronic, microwave acoustic, integrated optics components. It demonstrated the ability to depos selectively remove a wide variety thin film materials, and when cou with the masking capabilities of resist patterns produce acoustic, integrated optics components. It demonstrated the ability to depos selectively remove a wide variety thin film materials, and when cou with the masking capabilities of resist patterns produced either or ly, holographically or by electronexposure, devices have been fabrithat were not possible by prior a niques.

11081

Anon.

FIVE-YEAR PLAN GOAL: IMPROVED MCC POR IC RELIABILITY. Electronics 1, 3 pp., Jpn 10, 1974

Faced with a \$5 billion annual for maintenance of electronic equ the Defensa Department is startin major five-year effort through the program called the Alkanceme Reliability, Processing, and Auco of Integrated Circuits is menaged the National Sureau of Standards has been announced in an industrying. The effort is being develop the help of the three services' rity laboratories. Paced with a \$5 billion annual bill for maintenance of electronic equipment, the Defense Department is starting a major five-year effort through the advanced research projects agency to improve the quality of integrated circuits. The program, called the Advancement of Reliability, Processing, and Automation of Integrated Circuits is managed by the National Bureau of Standards and has been announced in an industry briefing. The effort is being developed with the help of the three services' reliabil-

Segal, E.D. (Matle. Reg. Crop., Orange-

burg, NY) NEW GEOMETRY IN SPUTTERING TECHNOLOGY. Solid-State Technol. 16, no. 12, 100-3, Dec. 1973

In early designs of multiple target sputtering systems, the sputtering targets were placed in the same plane under a top plate and substrates were rotated under each sputtering target so materials could be deposited from that target onto the substrates. article describes a new geometry in which the sputtering target is rotated over stationary substrates. Advantages of the new geometry are described.

11083

Young, L., Bennett, T. and Lavell, J. (Motorola Semiconductor Prod. Inc., Phoenix, AZ N-CHANNEL MOS TECHNOLOGY YIELDS NEW GENERATION OF MICROPROCESSORS. Electronics 47, no. 8, 88-100, Apr. 19, 1974

The latest microprocessor chips are faster than p-MOS devices and handle many more peripherals; often, as in Motorola's M6800 family, a CPU chip will come in a matched set of memory and input and output chips simplifying system production.

11084

Altman, L. SEMICONDUCTOR RANDOM-ACCESS MEMORIES. Electronics 47, no. 12, 108-10, June 13,

This survey relates the capabilities of available and soon-to-be available random access memories to the needs of today's memory systems. Design considerations as well as economic factors are discussed.

11085

Patel, H. (Intersil, Inc., Cupertino, MINICOMPUTER ON A CHIP. 4 pp.

Since the IM6.00 utilizes the complementary MOS technology and recognizes the popular minicomputer instruction set, it will enable the 'nnovative system designer to implement microcomputer based systems including battery operated and porcable systems, aconomically and with con-siderably less design time.

of the second second

A technique is described for testing the tensile strength of thermocompression bonds using a stress waves generated by pulsed electron beam deposition. The technique has been used to test the strength of bonds prepared using dif-ferent bonding parameters. Tensile strengths of 1-3 xbar are indicated for the bonds tested.

11089

Charles, T.G. (Försvarets Teletekniska Lab. Stockholm, Steden)
PRESENT-DAY STATUS OF ACCELERITED TESTING OF INTEGRATED CIRCUITS. Rept. no. ESRO-CR-169, Enterim Rept., 84 pp., Jan. 1974. ESTEC Contract no. 609/68

This report covers monolithic and hybrid integrated circuits in general as well as discussing results of accelerated testing and failure modes and mech-anisms. It is limited to the literature available at the time of its preparation This report suggests that screening be substituted for accelerated testing, the resultant failures being subjected to A careful failure analysis. Data on the accelerated testing of hybrid circuits was non-existent. Some results are available from testing of some elements used in hybrid circuits, mainly resistors.

11090

Boffe, G. Pécriaux, G. and Plumat, E. (Laboratoires de Recherches, Contrôles et Applications, Glaverbel, Gilly, Belg.) FORMATIO: OF BUBBLES DURING DEVITRIPICA-TION AND REMELTING OF CRYSTALS IN GLASS. pp. 47-54. Symposium on Nucleation and Crystalization in Glasses and Melts. 1962

The formation of bubbles during devitrification and subsequent remelting of a sode-lime silicate glass was observed. During devitrification, bubbles formed near high densities of cristobalite crystals in the glass in an oxygen or nitrogen atmosphere, but no bubbles were formed near wollastonite crystals nor when the surrounding gas was water. Possible explanations for these results are presented. During remelting, bubbles evolved under a variety of conditions; the reasons for this evolution are not entirely understood.

11097

Selger, R.L., Wilson, R.G. and Brawer, G.R. (Hughes Aircraft Co., Hughes Res. Labs., Malibu, CA)
BEAM TECHNIQUES FOR FABRICATION OF MIC-ROMAVE INTEGRATED CIRCUITS. Final Rept., Sept. 1970. N00019-69-C-0691

The ultimate goal of this program is therefore to develop the necessary technology to produce micron sized ion beams for implantation doping which can be registered on and deflected over microelectronic circuitry has a programmed manner (i.e., by a computer) so as to form a precision fabrication step not requiring the use of marks. The technology developed is to be sompatible ultimately with complete vacuum processing of no anced microelectronics circuits, including high frequency microwave sexi-conductor devices and integrated circuits.

11098

Keister, F.Z. and Scapple, R.Y. (Hughes Aircraft Co., Culver City, CA) A THIN-FILM MULTILAYERING TECHNIQUE POR HYBRID MICROCIRCUITS. Solid State Technol. 17, no. 5, 45-7, May 1974

A novel process for fabricating multi-layer thin-film hybrid microcircuits on ceramic substrates is described. The process is simple, economical, and compatible with existing hybrid processing technology. Via holes formed in an or-ganic insulating layer are used to pro-vide electrical through-connections between the top and bottom conductor levels.

11100

Mavor, \mathcal{S} . (Inst. of Elec. Engrs.) M.O \circ \circ . INTEGRATED-CIRCUIT ENGINEERING. 162 pp., 1973

Chapters

M.O.S.T. Analysis M.O.S. Technology Radio-Type Logic Ratioless Circuit Design Practical Chip Design Considerations C.A.D. Techniques Testing M.O.S.T. Chips M.O.S.T. Applications

Mobley, R. (Collins Radio Corp., Cedar Rarids, IO)
PRO EXPERIENCE. 2 pp., Jan. 27, 1975

experienced during the program operation (1) The blowing of extra bits. Investigation has shown that this failure mechanism is frequently caused by an internal breakdown of device junctions in the address circuitry which causes the erroneous bits to be addressed. An additional cause for blowing extra bits is due to thermal overstress which is a result of continuous attempts to blow difficult to blow are a result of the suppliers process variations.

11103

是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就 第一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就

Bobbio, A., Ferro, A. and Saracco, O. (Instituto Elettrotechnica Nazionale Galileo Ferraris, Italy); ELECTROMIGRATION FAILURE IN Al THIN FILMS UNDER CONSTANT AND REVERSED DC POWERING. IEEE Trans. on Reliability R-23, no. 3, 194-202, Aug. 1974

In order to understand better the mechanism of failure due to electromigration in thin metallic films, life tests have been carried out under constant and reversed DC current, by following the changes of specimen resistance till failure is reached. The inversion of the currents is chosen at times which are a decreasing fraction of the speciment life in DC. While under DC current, the resistance of the speciment increases continuously up to failure; when the current is reversed, the resistance decreases to some extent in the first period after inversion, and then increases again, thus showing the partial reversibility of the effect. A large increase in life is observed on specimens in which the current is alternatingly inverted. A model of electromigration damage due mainly to vacancy condensation is presented, in which the behavior of resistance change is derived from the kinetics of void formation.

11104

Dataquest Tnc., Palo Alto, CA LOW POWER SCHOTTKY TTL. Res. Newsletter, 5 pp., Nov. 29, 1974

Low Schottky TTL as one of the most premising new state-of-the-art processes is expected to help determine future market leaders. Low Schottky TTL possesses definite advantages over other logic families--vastly improved product performance, lower manufacturing costs, and greater adaptability to MSI and LSI devices.

11105

Sandie Labs., Hybrid Microcircuit Eng. Div., Electronic Technol. Dept., Albuquerque, NM) HYBRID MICROCIRCUIT DESIGN GUIDE Rept. no. SLA-74-0333, 94 pp., July 1974

This design guide describes the thinfilm hybrid microcircuit technology available at Sandia, provides guidelines and constraints for laying out a hybrid microcircuit, and describes how to obtain model hybrid microcircuits from Sandia's prototype facility.

11.09

Lusher, K.G. and Smith, W.E. (Clens-Ill., Inc., Consumer and Tech. Prod. Div., Toledo, OH)
ADVANCES IN SOLDER GLASS TECHNOLOGY.
PART I. CRYSTAL STUDIES. PART II. LOW
EXPANSION GLASSES FOR SEALING TO FUSED
SILICA. Reprinted from the Proceedings of the Eleventh Symposium on the Art of Glassblowing. 1966

In summary, then, these new solder glasses offer the possibility of sealing fused silica parts together at temperatures which assure that even the finest optical members will not warp. Low stress hermetic seals can be made which are useful at least to the annealing temperature of the solder glass. Demonstrations of flame sealing and furnace sealing with an RF generator as heat source will be carried out during the work shop sessions.

11122

Peck, D.S. and Zierdt, C.H., Jr. (Bell Labs. Allentown, PA) THE RELIABILITY OF SEMICONDUCTOR DEVICES IN THE BELL SYSTEM. Proc. of the IEEE 62, no. 2, 185-211, Feb. 1974

The history of reliability of semiconductor devices in the Bell System is a story of sequential application of principles: (1) Reliability-enhancing processing principles, which are applied in the absence of completely knowledgeable design and testing control. Testing control principles which follow growing knowledge of process defects and their susceptibility to exposure by test. (3) Design-control principles, which derive from mature processing and the essentially automatic elimination of workmanship defects. These principles were generally applied to the design and reliability technologies of successive decades of semiconductor-device manufacture.

į

Compression of the Compression o

GOMAC
1972 GOVERNMENT MICROCIRCUIT APPLICATIONS CONFERENCE DIGEST OF PAPERS.
Sponsored by Dept. of Defense (Army,
Navy, Air Force), NASA, Dept. of Commerce (Environmental Science Services
Administration and Bureau of Standards),
Post Office Dept. and Defense Supply
Agency. San Diego, CA, 441 pp., Oct. 1612, 1972. AD 751 316

Contents:

Surface Acoustics
Microvircuit Packaging
Optoelectronics
Radiation Hardening I
Digital Circuits and Systems
Hybrid Microelectronics
Radiation Hardening II
New Solid State Device I
Microwave Integrated Circuit Systems
Linear Integrated Circuits
Microcircuit Processing and
Integrated Circuit Techniques
New Solid State Devices II
Microwave Integrated Circuits
Microcircuit Processing and
Integrated Circuit Techniques
New Solid State Devices II
Microwave Integrated Circuits
Microelectronic Memories

11124

Thomas, R.W. (U.S. Air Force, RADC, Griffiss AFB, NY)
IC PACKAGES AND HERMITICALLY SEALED IN CONTAMINANTS. pp. 31-6. 1972 Government Microcircuit Applications Conference

An extensive analysis of gas in integrated circuit packages has revealed a lack of adequate control by the remiconductor industry. Contamination mechanisms, gas analysis procedures, fine and gross leak test inadequacies, and specification recommendations will be discussed.

11125

Grossman, N.J. and Heid, K.K. (Northrop Corp., Electronic Div., Navigation Dept. Hawthorne, CA)
BLIPTM-BEAM LEADED INTERCONNECT PACKAG-ING. pp. 37-50. 1972 Government Microcircuit Applications Conference

This paper describes a microcircuit packaging approach which eliminates flying wire bonds, a major failure mode in microcircuits, and utilizes beam leads formed independently from the active devices. Both intra- and interconnections are made with beam leads thereby eliminating all flying wire-bonds. BLIPTM is a multilayered micropackaging concept that is keyed to a disciplined system of component management, interconnection requirements that include integral beam leads, assembly processes and testing of the in-process or completed functional circuit.

11126

Laermer, L. (Singer Co., Kearfott, Div., Little Falls, NJ)
A UNIVERSAL PACKAGING SYSTFM AS APPLIED TO THE ALL APPLICATIONS DIGITAL COMPUTER. pp. 51-71. 1972 Government Microcircuit Applications Conference

A universal packaging system is described which will serve the requirements of military and space electronics during the latter part of the decade. Design features and fabrication techniques associated with the All Applications Digital Computer building block module and its zero force Cam operated connector are highlighted. In addition, the design of the higher level package, which retains a multiplicity of modules, is covered.

11127

Burgess, J.F., Neugebauer, C.A. and Sigsbee, R.A. EFFECTS OF HIGH ENEFGY PULSES ON HYBRID CIRCUIT MATERIALS. pp. 103-6. 1972 Government Microcircuit Applications Conference

The thermal and mechanical behavior of Au, Cu, Al and Ni-Cr films and Al-30% Ge solder on BeO and Al_2O_3 substrates when exposed to a short high intensity energy pulse is examined. A range of energies is considered.

11128

Perschy, J.A. (Johns Hopkins U., Appl. Phys. Lab., Silver Spring, MD)
A GENERAL PURPOSE COMPUTER FOR SATELLITE APPLICATIONS. pp. 166-79. 1972 Government Microcitcuit Applications Conference

The computer reviewed in this digest is the third generation digital system for the Navy Navigation Satellites. The first generation system was first launched in 1962 and consisted of core diode circuitry used to perform logic and drive a 50 mil core memory array. The second generation system was first launched in 1966 and consisted of a special purpose processor designed with series 51 RCTL and a 30 mil core memory array driven with hybrid circuits.

and the control of the second control of the second control of the second control of the second control of the

Caruso, S. (NASA, Marshall SFC, Hunts-ville, AL) and Stahler, M. (GE Co., Space Systems Operation, King of Prussia, PA) and Schultz, M. (GE Co., Aerospace Electronic Systems Dept., Utica, NY) DESIGN OF POWER HYBRID MICROCIRCUITS FOR HIGH RELIABILITY APPLICATIONS. pp. 187-90. 1972 Government Microcircuit Applications Conference

In anticipation of the use of power hybrids (>25 watts) on the Space Schuttel, NASA awarded a study contract (NAS 8-26383) to develop guidelines for the design, fabrication, and screening of power hybrid circuits. The material presented in this paper is a summary of the results of that study.

11130

是一个时间,我们就是一个时间,我们就是一个时间,我们就是一个时间,我们就是一个时间,我们就是一个时间,我们就是一个时间,我们就是一个时间,我们就是一个时间,我们 第一个时间,我们是一个时间,我们是一个时间,我们就是一个时间,我们就是一个时间,我们就是一个时间,我们就是一个时间,我们就是一个时间,我们就是一个时间,我们就是

Meacham, J.H. (Westinghouse Elec. Corp., Def. and Electronic Systems Center, Baltimore, MD)
SUBMINIATURIZATION OF TELEVISION CAMERAS
THROUGH HYBRID I.C. TECHNOLOGY. pp. 191-202. 1972 Government Microcircuit Applications Conference

Significant advances in performance capability through new sensor developments, as well as improvements in physical format through solid state techniques have been achieved over the past decade. However, television systems, like the majority of other hardware areas, have not kept in stride with the rapidly emerging Multichip Hybrid Package concepts. In an attempt to rectify this situation, a series of subminiature television cameras have been developed which effectively mate the state-of-the-art capabilities in both sensor and hybrid I.C. techniques.

11131

Orndorff, R.M. and Walker, X.R. (Hughes Aircraft Co., Culver City, CA) RADIATION CHARACTERISTICS OF HARDENED DIGITAL IC FAMILY. pp. 203-08. 1972 Government Microcircuit Applications Conference

This paper presents the radiation characterization in simulated nuclear environments of pilot production units from a recently developed family. The devices were developed by the Air Force Material Laboratory, Wright Patterson AFB, Ohio, and were monolithic integrated circuits designed for use in radiation environments. The technologies utilized in development of these devices included dielectric isolation, thin film nichrome registors, minimum transistor geometry, photocurrent compensation and registor current limiting. A total of ten device types were fabrica-

ted including six different gate structures, three different bistable multivibrators and a monostable multivibrator. A total of 310 devices were received for this parts characterization program.

11112

Gray, R.M. and Skogmo, D.G. (Sandia Labs., Albuquerque, NM) UNIVERSAL DIGITAL INTEGRATED CIRCUITS. pp. 209-17. 1972 Government Microcircuit Applications Conference

The universal digital integrated circuit is a radiation-tolerant, beam-leaded design capable of forming with appropriate external pin interconnections any one of four digital circuits.

11133

Gray, A.M. and Petty, T.D. (Sandia Labs., Albuquerque, NM)
RADIATION TOLERANT GATED VIDEO AMPLIFIER.
pp. 218-25. 1972 Government Microcircuit Applications Conference

The circuit described is a radiation tolerant, gated, differential video amplifier. The amplifier is an all PNP design realized in monolithic integrated circuit form, featuring dielectric isolation, thin film resistors, and gold beam leads.

11134

Feryszka, R. and Kalish, I.H. (RCA-SSTC Somerville, NJ)
RADIATION RESISTANCE OF COS/MOS CIRCUITS MADE WITH A1203: Si02 GATE DIELECTRICS. pp. 226-32 NAS8-26311. 1972 Government Microcircuit Applications Conference

COS/MOS Logic Circuitry with its low power requirements, high noise immunity and high reliability is of special interest in satellite electronics. This is even more true if COS/MOS circuitry can be made immune to extremely hostile radiation environments.

11135

Huntington, R.C. and Cho, S. (Motorola Inc., Central Res. Labs., Semiconductor Prods. Div., Phoenix, A2) UHF HYBRID INTEGRATED 45-WATT TWO-STAGE AMPLIPIER WITH OCTAVE BANDWIDTH. pp. 259-70. 1972 Government Microcircuit Applications Conference

Design and realization of a hybrid integrated 45 watt two-stage-UHF amplifier with 12-16 dB gain over an octave bandwidth are described. Emphasis is on computer-aided design and layout and assembly contributing to low-cost production.

trice commenter the second description of the second

Roberge, J.K. (MIT, Cambridge, MA) and McGonagle, W.H. (MIT, Lincoln Lab., Lexington, NA)
AN INTEGRATED INTERMEDIATE-PREQUENCY AMPLIFER LIMITER. pp. 271-7. 1972 Government Microcircuit Applications Conference

The design and fabrication of an integrated intermediate frequency amplifier-limiter is described. The low power consumption ideally suited for use as part of a communications satellite F-M repeater. Experimental results are presented.

11127

DiBartolo, J., Ince, W.J. and Temme, D. H. (MIT, Lincoln Lab., Lexington, MA) A HYBRID INTEGRATED FERRITE PHASE SHIFTER DRIVER FOR PHASED ARRAY RADAR APPLICATIONS. pp. 278-87. 1972 Government Microcircuit Applications Conference

A hybrid integrated driver circuit for latching ferrite phasers is described. Test data on prototype drivers demonstrates ability to control phase accurately over a wide temperature range, interchangeability, and small sensitivity to phaser parameter variations.

11138

Williams, J.D. and Skogmo, D.G. (Sandia Labs., Albuquerque, NM)
DIAMOND: A NEW APPROACH TO MICROELECTRONIC CIRCUIT DESIGN. (Dielectrically Isolated Arrays of Monolithic Devices)
Pp. 289-96. 1972 Government Microcircuits Applications Conference

DIAMOND is an approach to nicroelectronic .ircuit design which reduces many of the problems associated with the design and procurement of radiation-tolerant integrated circuits. Building block standardization is achieved while allowing special purpose circuits, when required.

11139

Shamash, M.B., Lindberg, F.A., Marriett, C.L. et al. (Westinghouse Def. & Electronic Systems Center, Systems Dev. Div. Baltimore, MD)
FLEXIBLE MULTILAYER INTERCONNECTION
USING EVAPORATED ALUMINUM CANTILEVERED
JEAMS. pp. 297-306. 1972 Government
Microcircuit Applications Conference

A compatible multilayer interconnection system including the formation of cantilevered aluminum beams for interconnection of standard chips or very large LSI wafers is described. This packaging technique has all the advantages of an all-aluminum system with

the possibility of semi-automation.

11140

Foberts, R.P. (Sandia Labs., Albuquerque. NM)
ONE-MIL GOLD WIRES IN HIGH ACCELERATION
HMC APPLICATIONS. pp. 207-26. 1972
Government Microcircuit Applications
Conference

Results of an evaluation of one-mil gold wires as used for intraconnections in hybrid microcircuits for high acceleration artillity shell applications are reported. Wile orientation and length control are necessary for successful use in this environment.

11141

Carbajal, B.G. and McMahon, W.R. (Tex. Instr. Inc., Dallas, TX)
ENGINEERING STUDY OF DEVELOPMENT OF TWO LEVEL ANODIZED AL INTERCONNECTS FOR MSI AND LSI. pp. 327-31. 1972 Government Microcircuit Applications Conference

This study covers the process development for two-level anodized aluminum interconnects suitable for LSI integrated circuits, inclued in this study is a reliability evaluation and a comparison with conventional two-level aluminum interconnect systems. Results of this study have opened the way for the development of a multilevel aluminum interconnect system that is free from problems. Al anodization is a conversion process yields a monolithic conductor-insulator system that is basically flat and does not suffer from the deficiencies incurred in conventional aluminum silicon oxida multilevel interconnect systems.

Davies, D.E. and Roosild, S. (U.S. Air Force, L.G. Hanscom Field, Air Force Systems Command, Cambridge Res. Labs., Bedford, MA)
DEVICE IMPLICATIONS OF ION IMPLANATION DAMAGE IN SILICON. pp. 341-3. 1972 Government Microcircuit Applications Conference

Thermal stimulated current and diode recovery measurements are presented for ion implanted silicon. The results are used to evaluate device possibilities such as bipolar transistors and hyperabrupt diodes where control of implantation damage is critical. Ion implanation offers a doping method that promises to extend the current state-of-the-art of both discrete devices and integrated circuits. The advantages of the precise control attainable over the total dopant dose introducted together with the extreme uniformity in both depth of penetration as well as laterally over an entire wafer surface are immediately apparent. The greatest concern over the applicability of the process centers on the radiation damage that is introduced and how well it can be annealed.

11143

Trepp, R.M. (Westinghouse Elec. Corp., Baltimore, MD)
LOW-POWER CMOS MASS MEMORY. pp. 401-11.
1972 Government Microcircuit Applications Conference

A mass memory of 107 bits can be built that is random access, low power, 1.2 microsecond read or write, low size and weight and that would be suitable for airborne radar data memories and for the replacement of space tape recorders. The technology selected in 1970 for the mass memory was complementary metal oxide silicon (CMOS) because of its availability and low power dissipation. Other technologies evaluated were P channel MOS, N channel MOS, and bipclar, but each was found to dissipate considerably more power. Metal nitride oxide silicon (MNOS), change coupled devices (CCD) and orthoferrites (Magnetic bubbles) were considered very promising, but they are in the development stage and unavailable in quantity.

11144

Lodi, R.J., Wegener, H.A.R. and Moberg, W. (Sperry Rand Res. Center, Sudbury, MA)
A 1280-BIT MNOS RAM. pp. 413-19.
F33615-7G-C-1306. 1972 Government Microcircuit Applications Conference

This paper describes the development of a fully decoded 1280-bit random access memory chip utilizing variable

threshold MNOS transistors as the storage elements. The voltage polarity requirements led to the development of a unique control circuit. Chip organization, layout and other design considerations are discussed as wall. Finally, test results from fabricated circuits are presented.

11145

Mavity, W.C. (No. Am. Rockwell Electronics Group, Anaheim, CA) BUBBLE MEMORY STATUS AND TRENDS IN U.S. GOVERNMENT DATA STORAGE APPLICATIONS. pp. 42?-26. 1972 Government Microcircuits Application Conference

The usage of bubble memories in the various data storage missions of the sponsoring agencies will be discussed from the standpoint of the present status of U.S. Government/NREG contracts. Projections of availability that can be used to plan future programs are presented.

11146

Zbriger, R.A. (Litton Systems, Inc., Data Systems Div., Van Nuys, CA)
AN LSI MEMORY SYSTEM FOR MII ITARY MAIN-FRAME APPLICATIONS. pp. 427-37. 1972
Government Microcircuit Applications
Conference

A random access memory system utilizing 1024 bit dynamic MOS devices has been developed. The system described is nonvolatile, organized 8K words by 33 bits, and meets the requirements of an existing military system.

Livesay, W.R. (Radiant Energy Systems, Newbury Park, CA)
INTEGRATED CINCUIT PRODUCTION WITH ELECTRON BEAMS. C of Vacuum Sci. 6 Technol. 10, no. 6, 10 .-32, Nov .Dec. 1973

This paper describes the electron optical aspacts of two production-oriented electron-beam systems: the electron-beam mask generator for production of integrated dircuit masks and an automated electrin projection system for mask-towafer alignment and exposure. The single electron-beam mask generator employs a field emission source and the performance advantages and disadvantages of this source for microfabrication are detailed. Thy electron projection system utilizes -1al magnetic and electrostatic fields to focus the electron image of the integrated circuit photocathode mask onto the silicon wafer. Electron optical aspects of this system are described as well as alignment accuracies achieved.

11148

Ruehli, A.E. and Brennan, P.A. (IBM, Thomas J. Watson Res. Center, Yorktown, Heights, NY)
ACCURATE METALLIZATION CAPACITANCES FOR INTEGRATED CIRCUITS AND PACKAGES. IEEE J. of Solid-State Circuits SC-8, no. 4, 299-90, Aug. 1973

The parallel-plate formula is widely used by the solid-state circuit designer to estimate capacitances in integrated circuits. Since considerable errors may result from using this approximation, this correspondence gives correction curves for a wide range of parameters. It is shown that the finite conductor thickness may significantly contribute to the increase in capacitance.

11149

Anon.
EPOXY VS ENTECTIC BONDING: A STICKY
QUESTION. Microelectronics Times, p. 10,
Apr. 3, 1975

Some years back MIL-883 dealt epoxies for bonding hybrids a staggering blow by limiting their use in military systems. Since then, rising costs of raw materials and the ascendancy of commercial uses for hybrid assemblies have forced the industry to question the validity of arguments for and against epoxies. The epoxy versus eutectic controversysurfaced again recently at a technical chapter neeting of the International Society for Hybrid Microelectronics. Questions as to the fears or favorings of epoxies were speculated upon.

11157

Schneider, W.C. and Hollingsworth, R.J., (RCA Labs., Princeton, NJ)
DESIGN, PROCESSING AND TESTING OF LSI
ARRAYS FOR SPACE STATION. Rept. no.
NASA-CR-120224, Rept. no. PRPL-74-CH-41, Quart. Tech. Rept. no. 13, Jan. 1Mar. 31, 1974, 15 pp., May 1974. N7432203. NAS 12-2207

The objective of this research program continues to be the development of a low-power, high-performance metaloxide-semiconductor (MOS), 256-bit random access memory (RAM) with beam leads. Support has previously been made available to develop an aluminum-gate current-sense version and a silicon-gate voltage-sense version of this memory. Both types of devices performed very weil, which resulted in the present effort to make a silicon-gate unit with beam leads. The beam lead process on bulk silicon wafers is fairly well standardized, but not easily transferred to silicon-cn-sapphire (SOS). Beamlead process development on SOS is discussed, and initial electrical results on beam-lead SOS TA5388 devices are presented. A comparison of the beamleaded 256-bit RAM (TA6567) layour is made with the non-bear-leaded version (TA6473).

11158

1975 IEEE INTERCON CONFERENCE RECORD.
SESSION 36. COMPONENT INFANT MORTALITY-CAUSES AND CLRES. Sponsored and organized by the IEEE. IEEE International
Convention and Exposition, New York
Coliseum/Hotel Americana, NY, Apr. 8-10,
1976

Contents:

Integrated Circuit Quality and Reliability Considerations Analysis of Electronic Component Screening Programs Screening Program Effectiveness Hewlett-Packard Field Failure Data Bank

Fischer, R.D. (Continental Testing Lab.,

Fischer, R.D. (Continental Testing Lab...
Inc., Fern Park, P.)
ANALYSIS OF ELECTRONIC COMPONENT SCREENING PROCRAMS. 1975 IEEE Intercon Conference Recort. Session 35. Component
Infant Mortality—Causes and Cures

During the past year, Continental
Testing Labs., Inc. participated in a
broad variety of testing programs which
included approximately 1300 lots of
electronic components totaling some 3.16
and produce of the state of the second of the condition of particular interest since substantial
amounts of information were collected
in a computerized data base facilitating
a rigorous analysis. Included in the
collected data are details of the test
programs including results of individual
lots. Data collection and analysis began in March and this presentation will
focus on the testing of components over
the period regning from Mar. 1-Nov. 30,
Ill
data was made and conclusion drawn regarding the effectiveness and impact of
various screening steps. The bulk of
the data relates to commercial and industrial screening. Approximately 102
relates to .illitary test programs.

11160

Mirth, L.A. (IIT Res. Inst., Reliability
Analysis center, RADC, Griffies APB, NY)
SCREENING PROGRAM EFFECTIVENESS.
F30602-73-0-0055. 1975 IEEE Intercon
Conference Record. Session 36. Component Infant Mortality—Causes and Cures

This paper attempts to provide a general means of evaluating a screening program's effectiveness which utilizes
terminology appropriate to product manpart of a screening program and provides
a quantitities information developed by Marketing, Manufacturing and Reliability
Engineering to estimate the total inpact of a screening program and provides
a quantititive basis for decision making
utilities information of the focus attenfyriems employed at Hewlett-Packard for
the storage of historical ifield failure
data and its analysis. Primary purpose
of this presentation is to focus attencompon data bank. Theoryctical and excomponent infant Mortalitycauses and Cures

This paper describes the compute electronic components totaling some 3.16 million devices. The latter period is programs including results of individual

This paper attempts to provide a general means of evaluating a screening proterminology appropriate to product man-agement decisions. A benefit/cost model pact of a screening program and provides a quantitative basis for decision making.

Augustine, A. (Hewlett-Fackard, Corpor-HEWLETT-PACKARD FIELD FAILURE DATA BANK. Session 36. Component Infant Mortality--

This paper describes the computerized common data bank. Theoretical and so-phisicated mathemotical aspects of reli-

omitted.

11162

Charles, T.G. (Fórsvarets Teletekniska Lab., Stockholm, Sweden) A RE-APPRAISAL OF R.A.C. REPORT TM72-1 MICROCIPCUIT WIRE BOND RELIABILITY. FTL C-Rept. no. A16:49, 12 pp., Aug. 1974

This re-appraisal is based on RAC TM72-1, Microcircuit Wire Bond Reliability, covering the reliability of wire bonds in microcircuits. The subject matter has a close affinity to the study of stress models in integrated circuits, presently being carried out by aid of a grant from Styrelsen for Teknisk Utveck-ling (Swedish Board for Technical Devel-opment), Stockholm. The early hopes that TM72-1 could be used directly in this connection were not fulfilled because of certain discrepancies in the presentation of the results. The object of this report is partly to discuss these discrepancies and partly to attempt to re-work the original basic data.

11169

Internatl. Production Technol., Sunnyvale, CA) TESTING IC'S AT HIGH TEMPERATURES Electronics 47, no. 3, p. 136, Feb. 7,

Froduction-type handler permits rapid checkout of MOS RAMs and other circuits in DIPs to spot failure modes in highdensity applications.

11170

Anon. FIRST OXIDE-ISOLATED C-MOS CIRCUITS CUT CHIP AREA BY ONE-THIRD. Electronics 47, no. 1, 33-5, Jan. 10, 1974

Fairchild's Isoplanar process promises full C-MOS capability and could lead to C-MOS LSI devices.

Khajezadeh, H. and Rose, A.S. (RCA Solid State Div., Somerville, NJ)
RELIABILITY EVALUATION OF HERMETIC INTEGRATED CIRCUITS IN PLASTIC PACKAGES.
Paper no. ST-6395, pp. 1-6. 1975 Reliability Physics Symposium Gallace, L.J.,
Gottesfeld, S. and Ingrassia, J. (RCA,
Solid State Div., Somerville, NJ)
RELIABILITY OF TITANIUM/PLATINUM/GOLDMETALLIZED HERMETIC CHIPS IN PLASTIC
PACKAGES - THE GOLD CHIP SYSTEM. Paper
no. ST-6367, pp. 1-7, Feb. 1975
RCA, Solid State Div., Somerville, NJ
GOLD CHIP LINEAR INTEGRATED CIRCUITS.
Rept. no. HGC-920, 4 pp., 1975

Previous studies of the basic failure mechanisms of conventional plastic encapsulated integrated circuits have led to improvements in materials and processes which have yielded two orders of magnitude improvement in reliability. Additionally, it has been demonstrated that, where severe environmental conditions are encountered, enhanced reli-ability is provided by device surfaces passivated with a silicon nitride dielectric and metallized with a titanium, platinum, gold interconnecting system. Failures associated with gold electroplating under severe humidity-bias conditions are avoided by the deposition of a dielectric layer over the metallization pattern. Subsequent thermal, electrical, and moisture stress testing has confirmed earlier indications that predicted lifetimes greater than 107 hours can be anticipated for these types of integrated circuits when they are operated at a maximum rated temperature of 125°C.

11182

Rickers, H. (IIT Res. Inst., Reliability Analysis Center, RADC, Griffiss AFB, NY) RELIABILITY ASPECTS OF PROM TECHNOLOGIES 1974 RAC Workshop. Rome, NY, Oct. 23-24, 1974

The current trends toward the development of nonvolatile semiconductor memory systems has fostered a great deal of interest in devices such as the programmable read only memory (PROM). The programmalbe read only memory offers the system designer both economic and flexibility advantages over its predecessor, the mask programmed read only memory. Since the PROM devices may be programmed by the user in many desired patterns, it is necessary to maintain inventory of only one device type rather than maintaining several types, each being programmed in a different pattern. these characteristics offer obvious advantages, the ramifications of such procedures, especially those pertaining to the device reliability, have received limited consideration. Unlike most

other semiconductor devices, the programming and subsequent final testing of the PROM's has become the responsibility of the device user. In order to assess the reliability aspects of the PROM technologies it is necessary to examine the characteristics of these devices and the various programming mechanisms which they employ. Areas of investigation which desire consideration include: 1. Device Fabrication, Logic Implementation; 2. Programming Mechanisms; 3. Device Programmability; 4. Failure Mechanisms; 5. Screening Methods; 6. Long Term Reliability Evaluation. These areas are included in the following PROM discussions.

11190

Gray, P.R. and Meyer, R.G. (J. of CA., Dept. of Elec. Eng. and Computer Sci., Electronics Res. Lab., Berkely, CA)
RECENT ADVANCES IN MONOLITHIC OPERATIONAL AMPLIFIER DESIGN. Rept. no. AFOSR-TR-74-1552, Interim Rept., 11 pp., May 1974. AD/A000 379. F44620-71-C-0087. Reprinted from IEEE Trans. on Circuits and Systems CAS-21, no. 3, 317-27, May 1974

The state-of-the-art in monolithic operational amplifier design is surveyed. A set of large- and small-signal performance parameters are defined and discussed. Relationships between the important operational amplifier parameters of slew rate, offset voltage, and unity gain bandwidth are demonstrated. The dependence of settling time upon the fine structure of the open-loop frequency response is discussed and the recent technological and circuit design approaches to the minimization of settling time are reviewed.

11191

Wristen, H.A. (Assurance Technol. Corp., Carlisle, MA)
STUDY OF SOLID ENCAPSULATED MICROCIRCUITS
FOR LONG LIFE APPLICATIONS. Final Rept.,
Dec. 31, 1974. NAS8-30812

This report documents the results of a study of solid encapsulated microcircuits for long life applications. The study consisted of five major activities which provided a comprehensive, well structured evaluation program. These activities were:

- . Establish List of Available Solid Encapsulated Microcircuits
- Research Existing Evaluation, Performance, and Reliability Data
- . Review Existing Systems that may be Used as an Evaluation Vehicle
- Review System Fabrication Techniques and Materials for Compatibility with Solid Encapsulated Microcircuits
- . Define an Evaluation Program that will Demonstrate the Capability of Solid Encapsulated Microcircuits in Long Life Space Applications

GE, Aerospace Electronic Systems Dept., Reliability & Quality Assurance, Matls. & Components, Utica, NY GENERAL ELECTRIC AEROSPACE ELECTRONIC SYSTEMS DEPARTMENT SEMICONDUCTOR PRESENTATION. 87 pp., Apr. 23, 1975

Parate of the parameter of the parameter

Overview of G.E. Utica, semiconductor quality and reliability practices and experiences. Includes highly summarized data on supplier quality, failure rate experience, failure modes and mechanisms, screening results, and advanced components experience.

11195

Leadon, R.E. and Snowden, D.P. (Intel-com Rad Tech, San Diego, CA)
CHARGE TRANSPORT AND POLARIZATION EFFECTS
IN DIELECTRICS OF MSI/LSI DEVICES.
Rept. no. HDL-TR-064-1, Rept. no. 8046002, Final Rept., Feb. 1972-July 1974,
56 pp., Sept. 1974. AD/A000 833.
N75-18493. DAAG39-72-C-0064

The purpose of the present program was to investigate the magnitude and characteristics of the charge transfer and polarization that occur during an ionization pulse in typical oxide dielectrics used in MSI/LSI devices, especially those used for passivation and separation of multilevel metallizations. Since the main objective of this study was to understand the physics of the processes that occurred in the oxide, the device geometries and materials were selected to facilitate the acquisition and interpretation of the data. All of the devices tested were simple planar capacitors with convenient areas rather than actual MOS devices or overlapping metallizations.

11197

Oxley, T.H. (GE Co. Ltd., Hirst Res. Centre, Wembley, Engl.)
THE APPLICATION OF INTEGRATED CIRCUITS
TO MICROWAVE RECEIVERS. pp. A.14.1(I)
1-8. A74-13392. European Microwave
Conference. Brussels, Belg., Sept. 4-7,
1973, Stonehedge, Herts., Engl., 1973

The concept and feasibility of hybrid microwave integrated circuits using open microstrip techniques as applied to microwave receivers has been indicated up to millimeter wavelengths. It is clear that MIC sub-assemblies can play a large role in future system requirements for telecommunication, radar and consumer electronic equipment applications. Improved substrate materials, application of advanced thin film techniques, (i.e. better definition and direct incorporation of resistors, capitors, etc.), availability of beam leaded devices, advances in bonding methods, circuit optimization combining differ-

ent forms of transmission line and low cost environmentally proved encapsulation techniques, will lead to the full realization of the MIC technology potential of low cost, high reliability and small-low weight MIC products.

11198

Dore, B.V., Johnson, Q.A. and Mueller, R.A. (Electron Emission Systems, Inc., Tucson, AZ)
INTEGRATED THERMIONIC CIRCUITS. Rept. no. AFAL-TR-72-252, Final Rept., 97 pp., Aug. 1972. AD 905 645L. F33615-70-C-1816

This report describes the design and the electrical and nuclear radiation testing of a six-bit shift register made with Integrated Thermionic Circuits (ITCs). An introductory description of the tech-nology is provided and the work leading to the design of the shift register is described, which also includes a discussion of passive components and individual ITC devices, The results of the program demonstrate the feasibility of the technology and indicate that ITCs are superior to the semiconductor state-of-the-art for operation in nuclear environments. An ITC equivalent of a general purpose, airborne computer is discussed. The report concludes with a consideration of the areas in which additional effort must be expected to utilize more of the capabilities of ITCs.

11199

Hughes Aircraft Co., Culver City, CA STRAPDOWN INERTIAL GUIDANCE LSI COORDI-NATE CONVERTER PHASE IV GUIDANCE DATA PROCESSOR PHASE II. HAC Ref. no. C7804, Final Rept., Jan. 15,1973-Dec. 15, 1974, 129 pp., Dec. 1974. N00019-73-C-0199

The objective of this program was the application of LSI technology to two specific hardware projects: the Guidance Data Processor and the fabrication, and testing of a packaged arithmetic and control unit with associated memory. The objectives of the Coordinate Converter program were to research, design, and manufacture a strapdown inertial guidance system (ATIGS), using state-of-the-art large scale integration (LSI) technology and including the features of pad relocation and single wafer packaging.

Vincoff, M.N. (RCA, Solid State Div., Somerville, NJ) and Schnable, G.L. (RCA Labs., Princeton, NJ)
RELIABILITY OF COMPLEMENTARY MOS INTE-GRATED CIRCUITS. IEEE Trans. on Reliability R-24, no. 4, 255-59, Oct. 1975

exist continuous continuous processors processors and the continuous processors and the continuous continuous

This paper describes the results of tests of the stability and reliability of complementary MOS integrated circuits. Operating-life tests at 125°C indicated excellent stability of electrical characteristics of both n-channel and p-channel transistors. Over three million device-hours of accelerated-type operating-life tests indicated a calculated failure rate, at a 60-percent confidence level, of 0.08%/1000 hours at 125°C, which corresponds to 0.01%/1000 hours at 55°C or 0.003%/1000 hours at 25°C. Field-usage reliability data on three satellites in orbit indicate a total failure-rate of 0.005%/1000 hours. This field-usage failure rate, based on over nineteen million operating hours with no failures, compares very favorably with operating-life reliability figures. The observed failure rates are compared to other available data on MOS integrated-circuit reliability.

11203

Beadles, R.L. and Rasberry, P.P. (Res. Triangle Inst., Res. Triangle Park, NC) FABRICATION OF THE VIDEO PROTOTYPE MACHINE. Rept. no. AFWL-TR-71-106, Tech. Rept., May 28, 1970-Aug. 31, 1971, 62 pp. Jan. 1972. AD742 238, F29601-69-C-0147. F29601-70-C-0071

This report describes the design, fabrication, and preliminary evaluation of a test set to be used for visual inspection of integrated circuits (ICs) on the production line. Laser illumination and spatial frequency filtering are incorporated in the test set. The test set operator is thereby presented with an IC image in which defects on the IC surface are enhanced (made clearly visible) and the detailed circuit pattern is suppressed. The IC image is magnified by 50 to 200 times and displayed on a high resolution closed circuit television monitor. Both spatially filtered and unfiltered images are available.

11204

Rosen, D.E. '(Raytheon Co., Equip. Div., Wayland, MA)
INTEGRATED SOLID-STATE TRANSCEIVER.
Rept. no. ECOM-0121-4, Final Rept.,
Jan. 22, 1971-Aug. 1973, 100 pp., Jan.
1974. AD920 033L. Rept. no. ECOM-0121F, Final Rept. May 1973-Oct. 1973, 112
pp., Apr. 1974, AD 919 111L.
DAAB07-71-C-0121

The Solid-State Transceiver Module Program is an engineering development effort to produce, design and develop high volume production techniques for an all solid state L-band transceiver. Principal goals are to produce a highly reliable module which will meet all electrical specifications and which can be produced in large quantities at low cost. At various intervals during the program, development progress was demonstrated by fabrication, test, and delivery of feasibility modules, and engineering development modules. At the program conclusion, ten prototype modules were fabricated using production facilities. The updated report presents test plan, test setup procedures and conti-tions for a 200,000 module hour reli-ability study of 75 solid state, L-band transceiver modules. Data and results are obtained during the reliability test, along with a failure analysis of the 17 modules which failed.

Water Contract Contra

11206

Dillon, L., Jr. (RCA, Advanced Technol. Labs., Govt. and Com. Systems, Camden, NJ)
RADIATION HARDENED MIS INPUT/OUTPUT SUBSYSTEM DEVELOPMENT. Rept. no. AFAL-TR74-152, Final Rept., 83 pp., Apr. 1974.
AD 920 771L. F33615-72-C-2110

The objective of this effort was to determine the optimum technology for developing a radiation-hardened input/ output subsystem compatible with a complete MIS computer system. Specifications for the CPU and 1/0 subsystem were developed on contract F33615-72-C-1545. The main goal of the MIS 1/0 program was to develop an operational amplifier to be used as a building block for an A/D or D/A converter in the 1/0 sub-system. The integrated amplifier must be designed such that it will perform all A/D and D/A amplifier functions such as comparator, output amplifier and buffer amplifier, while operating in a total radiation environment including neutron fluence, ionizing dose rate, and total ionizing dose. An initial task on the program involved a tradeoff study where competing hardening technologies were evaluated. COS/MOS/SOS with Al203 gate dielectric was recommended as the approaci: with greatest promise because of design flexibility and proven hardness in digital applications. An extensive electrical characterization of the integrated amplifer was accomplished. characterization showed the amplifier capable of meeting D/A requirements with a few minor changes. Requirements of the A/D are more stringent in that a 10 us conversion time is specified as opposed to 100 ms for the D/A. The present amplifier bandwidth is insufficient to meet 10 µs requirements.

Whelan, C. (RCA, Solid State Div., Somerville, NJ)
RELIABILITY EVALUATION OF C/MOS TECHNO-LOGY IN COMPLEX INTEGRATED CIRCUITS.
Rept. no. RADC-TR-75-62, Interim Rept.,
May 8, 1973-Sept. 30, 1974, 85 pp., Feb.
1975. AD/A008 524.
Interim Oral Briefing, 45 pp., 1975.
F30602-73-C-0282

The objective of this program is to conduct a study and investigation to determine the basic failure mechanisms associated with C/MOS technology as applied to gates and shift registers. Representative devices incorporating the latest commercially available state-ofthe-art technology (as distinguished from development technology) are to be subjected to a series of stress tests for the purpose of evaluating existing reliability screens, developing special screens, and assessing long-term reliability. As a result of this study, the MOS failure rate prediction model is to be updated for C/MOS.

11208

是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们们是一个人, 第一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人

Mazenko, J.J. (Hughes Aircraft Co., Ground Systems Group, Tech. Serv. Group, Fullerton, CA) RELIABILITY STUDY OF BEAM LEAD SEALED JUNCTION DEVICES. Rept. no. RADC-TR-75-50, Final Rept., Apr. 1973-July 1974, 122 pp., Mar. 1975 AD/B003 569L. F30602-73-C-0204

Over 4000 beam lead sealed junction devices, of nine different types, both linear and digital and from four different manufacturers, were physically and electrically characterized. The devices were then sealed in hermetic and nonhermetic packages) and were environmentally stressed under both operating and nonoperating conditions. Performance was determined and failures categorized according to type, class, complexity, manufacturer, package and screen.

11210

GE Aerospace Electronic Systems, Utica, NY COMPONENT TECHNOLOGY AND STANDARDIZATION. Voi. 1-3, 1974-1975

The components technology and standardization manual is a product of the General Electric Company's Aerospace Electronic Systems Department, a subdivision of Aircraft Equipment Division, located in Utica, New York. The departments's products are all high reliability electronic systems (e.g., radar, minicomputers, etc.) designed for aircraft and space applications. The manual was originated by the Components Engineering unit (under Reliability & Quality Assur-

ance auspices) with the express intent of maintaining a technology baseline among the department's design engineers and to maximize standard part usage. The CTS Manual aims to provide a summary of the current technical knowledge and experiences of the GE/AESD Components Engineering Unit. It is systemetically arranged as a complete and ready reference to data covering the full spectrum of hi-rel electronic component parts. The manual is primarily intended for organizations involved in specifying, procuring, evaluating or using electronic components, especially those involved with military applications.

11219

Raytheon Semiconductor, Moutain View, CA BEAM LEADS - WHAT ARE THE FACTS? Raytheon Semiconductor Prod. News, no. 4, Feb. 17, 1975

This newsletter offers a rebuttal to a study by Hughes on beam lead products presented at the 1974 ISHM Conference. (see 11208) Raytheon finds the report which critized device availability and reliability to be invalid and not substantiated by test results.

11222

Shannon, G.W. (U.S. Air Force, RADC, Griffiss AFB, NY)
DEGRADATION OF MONOLITHIC SEMICONDUCTOR DEVICES BY HIGH AMPLITUDE CURRENT PULSES. Rept. no. RADC-TR-75-17, In-House Rept., Jan. 4, 1973-Sept. 30, 1974, 65 pp., Feb. 1975. AD/8002 963L

This report presents the results of an investigation into monolithic semi-conductor device beta degradation from nanosecond current pulses. Subjects covered include (1) background information on pulse degradation, (2) experimental results obtained from the study of monolithic semiconductor array overstressing, (3) a model of devices after they have been damaged by pulsing, and (4) methods that can be used to harden against and, in many cases, prevent pulse damage.

11223

Schmitz, G.E. (Sperry Rand Corp., UNIVAC, Reliability Group)
THE FACTS AND FALLACIES OF RADIATION HARD DEVICE SPECS. Evaluation Eng., pp. 10-12, 52, Sept.-Oct. 1969

This evaluation engineering exclusive provides an in-depth review of "radiation hard" specs, including recommendations outlining the data which is desirable in a device spec intended for use in a general radiation environment.

A CONTRACTOR OF THE PROPERTY O

Banks, S.B., HcCullough, R.E. and Roberts, E.G. (Tex. Instr. Inc., Dallas, TX)
INVESTIGATION OF MICROCIRCUIT SEAL TEST-ING. Rept. no. RADC-TR-75-89, Rept. no. TI-03-74-14, Final Rept. Feb. 1973-Aug. 1974, 237 pp., Apr. 1975. AD/B004 618L. F30602-73-C-0150

The purpose of this investigation was to determine the detection ranges of Test Conditions A,B,C and E of Method 1014, Mil-Std-883. Also to examine tes variables and modifications of the met-Also to examine test hods for possible expansion of the detection ranges, and to improve the overall test results. This report discusses the various tests conducted and the results of these tests. In addition to the standard test conditions, various exposure pressures and times of both helium and radioisotope tracer gases are examined. Surface absorption, gettering materials, and controlled orifice helium testing are each examined and discussed. Also the gross leak bubble and weight gain test methods are evaluated for sensitivity and effectiveness using various pressures, pressuri-zation times, and fluids for the purpose of optimizing test conditions and defining reject criteria.

11227

Basile, R.L. and Domingos, H. (Clarkson Coll. of Technol., Potsdam, NY) CTRUMP: ITS DEVELOPMENT AND USE IN SOLUTION OF PROBLEMS OF CONDUCTION HEAT FLOW IN SOLID STATE DEVICES. Rept. no. RADC-TR-75-74, Phase Rept., 145 pp., Mar. 1975. AD/A010 002. F30602-72-C-0463

The TRUMP program, developed by Arthur Edwards of the Lawrence Radiation Laboratory, has been adapted for use on the IBM 360/44, under the name CTRUMP. Modifications were made to enable calculations of three dimensional heat flow in solid state devices, as a result of internal conduction and internal heat generation with constant boundary conditions. CTRUMP was then used to calculate temperature rise in thin film and carbon resistor models, as well as in a model of a gallium arsenide Gunn effect diode. An operating manual for CTRUMP is included as an Appendix.

11228

Anstead, R.J. (NASA, Goddard SFC, Greenbelt, MD) TECHNIQUES OF FINAL PRESEAL VISUAL IN-SPECTION. Rept. no. NASA SP-6509, 60 pp., 1975

This text concerns the final preseal visual inspection of microcircuit de-

vices to detect manufacturing defects and reduce failure rates in service. It outlines the processes employed in fabricating monolithic integrated circuits and hybrid microcircuits, discusses various failure mechanisms resulting from deficiencies in those processes, and gives the rudiments of performing final inspection.

11231

NASA, Goddard SFC, Greenbelt, MD and Sperry Rand Corp., Sperry Support Serv. Facility FAILURE ANALYSIS OF ELECTRONIC PARTS: LABORATORY METHODS. Rept. no. NASA SP-6508, 79 pp., 1975. NASS-21444

Failure analysis of failed parts is a valuable technique which promotes improved reliability by focusing the design and manufacturing efforts on prevention of the underlying failure causes. Failure analysis techniques and data are also frequently used to analyze candidate parts being considered for new designs or new work where proper performance for extended periods in difficult environments, and at minimum overall cost, is required. Failure analysis of electronic parts requires technical expertise, sophisticated equipment, and much analytical reasoning. Experience plays a large role in the development of such expertise, determination of specific equipment needed, and in the selection of analytic reasoning appropriate to the applications and problems involved This report documents the methods used in the Parts Analysis Lab. at Goddard.

Construction to the contract of the second s

11234

Tompsett, M.F. (Bell Labs., Murray Hill, NJ)
SURFACE POTENTIAL EQUILIBRATION METHOD
OF SETTING CHARGE IN CHARGE-COUPLED DEVICES. IEEE Trans. on Electron Devices
ED-22, no. 6, 305-09, June 1975

A method of setting charge in a charge-coupled device (CCD) is described whereby the input diode is auitably pulsed and an amount of charge is retained in a potential well under the first transfer electrode. It is shown that, within limits defined by the operating potentials of the device, the sizes of the generated charge packets are linearly dependent on the voltage difference between the first transfer electrode and the input gate. They are also independent of threshold vol-The method has important applicatage. tions in all CCD's where it is necessary to obtain a linear low noise charge input that is uniform from one device to another. The linearity has been demonstrated with a 64-element CCD which with a sinusoidal input shows second and third harmonics to be 40 dB down from the fundamental. Measured rms input noise was above the minimum theoretically achievable value but was still 80 dB down from the peak signal level. The electrode area was 2000/m2.

11233

是一个人,我们是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是

Bauer, J., Cottrell, D.F., Gagnier, T. R. et al. (Martin Marietta Aerospace, Orlando Div., Crlando, FL)
DORMANCY AND POWER ON-OFF CYCLING EF-FECTS ON ELECTRONIC EQUIPMENT AND PART RELIABILITY. Rept. no. RADC-TR-73-248, Final Rept., Mar. 1972-May 1973, 186 pp., Aug. 1973. AD 768 619. F30602-72-C-0243. F30602-72-C-0247

Martin Marietta has conducted two programs to: 1) collect, study, and analyze reliability information and data on dormant military electronic equipment and parts and to develop cur-rent dormant failure rates, factors, and prediction techniques. 2) collect, study, and analyze reliability information and data on military electronic systems subjected to power on-off cycling, to cor-relate failure incident a with power onoff cycling and to quantify power onoff cycling effects with respect to the dormancy and operating states. This data has been processed and presented in the form of dormant and cyclic failure rates and factors by part types and subtypes for various part classes. Dormancy failure rate and cyclic ravio factor charts have been constructed and partially validated. Environmental effects on the various part classes are discussed, together with factors relating them to one another in other energy states.

Anon.
PROCEEDINGS OF THE TECHNICAL PROGRAM.
1969 NATIONAL ELECTRONIC PACKAGING AND
PRODUCTION CONFERENCE. 634 pp.,
Anaheim, CA., Feb. 11-13, 1969, Philadelphia, PA, June 10-12, 1969

Sessions:

I Thermal Design for Efficient
Rlectronic Equipment Cooling
II New Connector Concepts and
Applications
III Advanced Manufacturing Tech-

III Advanced Manufacturing Techniques - I IV Printed Wiring & Multilayer

Design & Manufacture
V Advanced Manufacturing Tech-

niques - II
VI Connection and Interconnection
Techniques

VII Space Systems Packaging
VIII Automated Electronic Testing
Techniques

IX Hybrid Microcircuit Processes
X Packaging Techniques for Under-

water Electronic Systems
XI Chemicals and Materials in

XII Automated Artwork Generation for Printed Circuits & Integrated Circuits

RELIABILITY ENHANCEMENT OF FILM-HY-BRID MICROCIRCUITS SESSION

11235

Costello, B.J. (Argus Eng. Co., Hope-well Junction, NJ)
INFRARED HEATING APPLICATIONS IN MICRO-CIRCUIT ASSEMBLY. pp. 136-43. 1969
NEFCON Proceedings

This paper dwells on concentrated infrared heating, and how it has been successfully applied to operations in microcircuit assembly. More important, it is the intention of this paper to emphasize the enormous potential of concentrated infrared and the freedom it gives the process design engineer in solving difficult heating problems.

Kimura, S. (Kamaya Elec. Co., Ltd., Yamato City, Japan) THICK DIELECTRIC FILM WITH HIGH DIELEC-TRIC CONSTANT. pp. 404-11. 1969 NEPCON Proceedings

Appropriate propriate the second second

The highest dielectric constant obtainable at present is 5,000 but a higher value can be expected through an improvement of substrate heating and some additives. Experimentally, the value of 6,000 has been obtained. Considering the fine crystalline structure of the film, the value may be raised higher than that of ceramic, but that has not yet been achieved except in the case of using pure barium titanate which has a dielectric constant of 1,500 whereas that of the film produced with it is 3,000 after heat treatment at 1,400°C. Incorporating conventional as well as new concepts in capacitor production into this technique, this film-forming technique will further contribute to microminiaturization of electronic circuits, especially in consumer products because of its low cost and other advantages mentioned previously.

11237

的现在,我们是一个时间,我们就是这个人,我们是这个人,我们是这个人,我们是这个人,我们是这个人,我们是这个人,我们是这个人,我们是这个人,我们是这个人,我们是这 第一个人,我们是一个人,我们是一个人,我们是这个人,我们是这个人,我们是这个人,我们是这个人,我们是这个人,我们是这个人,我们是这个人,我们是这个人,我们是这个

Gifford, R.W. (Tektronix, Inc., Beaverton, OR)
THICK FILM HYBRID INTEGRATED CIRCUITS.
pp. 412-19. 1969 NEPCON Proceedings

The rise of the hybrid integrated circuit has been exceptional, due to its flexibility, small size, low tooling costs, high yield through repairability, and inherent ability to withstand severe environmental conditions. As with most new devices, many perplexing challenges are met. The solution of many of these problems are the subject of this paper.

11238

Miller, L.F. (IBM Components Div., East Pishkill Facility, Hopewell Junction, NY) MODULE MATERIALS FOR CONTROLLED COLLAPSE CHIP JOINING. pp. 432-45. 1969 NEPCON Proceedings

This paper describes the screening materials which were used for demonstrating such processes within the context of IRM's SLT module fabricating equipment 1 It is directed toward screening operations which, within some limitations of line width, conductivity, and circuit card compatibilities, demonstrate unique advantages of economy, flexibility, and reliability. It discusses the types of screening materials as well as some technical aspects relating to their formulation, limitations, and performance. The following types of materials are discussed: Tinnable

lands, Nontinneble Lands, solder stopoffs (dams) and dots.

11239

Zimmerman, D.D. and Hicks, R.E. (Johns Hopkins U., Appl. Phys. Lab., Silver Spring, MD)
PREPARATION OF SUBSTRATES WITH BUMPS FOR FACE-DOWN BONDING OF HYBRID COMPONENTS. pp. 518-28. 1969 NEPCON Proceedings

It is the intent of this paper to report on the processes developed to form several types of bumps on substrates with the hope of bringing some relief from the limited availability of hybrid add-on components with reliable bonding bumps. The techniques described in this paper are considered to be an interim step in the progress of microelectronic hybrids.

11240

Cooley R.L. (Burton Res. Lab,,, Culver City, CA)
GOLD PLATING THE EFFECT OF THE DESIGN
SPECIFICATION. pp. 529-32. 1969 NEPCON
Proceedings

The military specs for gold plating are simply a rebash of the rather ancient specs for other types of plating. The specs for cad and zinc and copper and silver were better than nothing when they were written but they make almost no sense in the technology of today. If gold is an important part of the system (and it usually is), the designer should write a specification to cover his end requirements. The reasoning here is simple: the designer knows what his end requirements are, but often does not know the plating parameters necessary to obtain the desired results. The first step, of course, is to decide what attributes are essential, then specify a test which will determine if the plated components possess the required property. In designing the test, the engineer will isolate probable modes of failure. Then he will devise a test to which the failure mode is sensitive. Failure can be due to manufacturing stresses, life stresses or degradation.

THE PARTY OF THE PROPERTY OF THE PARTY OF TH

the second control of the second of the seco

Reed, R.A. and Brion, K.J. (No. Am. Rockwell Corp., Autonetics Div., Anaheim, CA)
DETECTION AND CORRECTION OF MATERIALS AND PROCESSES PROBLEMS IN THIN FILM METWORKS. pp. 597-601. 1969 NEPCON Proceedings

This paper describes the techniques, instrumentation and findings of a failure analysis of products of corrosicn discovered in the HTFC. Two mothods of corrosion were postulated. Electrolyte ions are transported across a mosit insulator surface by an induced external potential. 2) the potential is developed internally. Hermeticity tests, mass spectrometric techniques and measured silver migration were used to verify the presence of moisture. In-frared spectroscopy was used to determine the presence of organics, emission spectrographs verified the elements found in the microprobe and x-ray diffraction was used to ascertain the compounds. Results of the study were used to develop process and material changes which significantly improved HTFC reliability.

11242

Cole, E.M. and Groves, H.T. (Litton Systems, Inc., Data Systems Div., Van Nuys, CA) EFFECTS OF BONDING TECHNIQUES ON THE RELIABILITY OF HYBRID MICROCIRCUITS. pp. 602-4. 1969 NEPCON Proceedings

Although the primary consideration in this paper is the reliability of the bonding process itself, several other process factors will be discussed. These factors are directly related to the ability to bond by a particular method, and most of them occur prior to receipt at the hybrid manufacturers' facility. Only three basic types of bonding processes were considered in this study. These are wire bonding, flip chip bonding and beam lead bonding.

11243

Szekely, G.S. (Aerojet Gen. Corp., fizusa, CA)
ALUMINA SUBSTRATED RELIABILITY CRITERIA:
A USER VIEW-POINT. pp. 605-31. 1969
NEPCON Proceedings

Certain reliability-oriented information was presented which is believed to be of interest to the film hybrid microcircuit designer, producer, packager, and user. The role of alumina substrates was highlighted, along with details on substrate fabrication methods, checks and controls, selected problem areas, and the special significance of the terms: density, homogeneity, and microstructure. It was shown how the four

technical areas of composition, internal texture, crystalline structure, and surface character influence the product's desirable physical and electrical parameters.

11245

Tocci, L.R. et al. (Rockwell Internatl., Electronics Res. Div., Anaheim, CA)
MAGNETIC BUBBLE MEMORY
Rept. no. AFAL-TR-75-75, Final Rept.,
Jan. 2, 1973-Dec. 31, 1974, 156 pp.,
May 27, 1975. F33615-73-C-1103

This program concentrated on three major areas of investigation. The first one was a study of the temperature stress/ anneal effects on the permalloy thin films that are used for the bubble propagation and detection elements. The second one was the development of bias field temperature compensating techniques using temperature dependent magnets. The third area studies was start-stop which is the operational mode employed for asynchronous operation or in case of power failure. A review of bubble memory package concepts and techniques is given. Also a comparison of several thick and thin chevron bubble ser ors is made.

U.S. Dept. of Commerce, Natl. Bur. of Standards, Electronic Technol. Div., Washington, D.C. SEMICONDUCTOR MEASUREMENT TECHNOLOGY. Rept. no. NBS-SP-400-4, Quart. Repts. no. 22,23, Octs 1, 1973-Mar. 31, 1974, 101 pp., Nov. 1974. AD 775 919

a delicense and second and the

Principal accomplishments during this reporting period include:

 identification of major problem areas in connection with measuring and inspecting photomasks,

 development of a mathematical model suitable for interpreting thermally stiumulated current and capacitance measurements on junction diodes and metal-oxide-semiconductor (MOS) capacitors,

 completion of a preliminary evaluation of a method, based on the transient capacitance voltage characteristic of an MOS capacitor, for measuring thickness of epitaxial layers up to 2µm, and

 development of criteria for use in nondestructive wire bond pull tests.

Results are also reported on spreading resistance, capacitance voltage, and carrier mobility measurements polynomial fits for energy band gap and hole and electron effective masses in silicon; methods for characterizing oxide films; evaluation of sheet resistance and collector resistor test structures; evaluation of a photoresist spinner test; scanning electron microscopy; bonding of aluminum ribbon wire to thick film copper, bonding of platinum wire to thin film aluminum; leak rate calculations in the transition flow regime; transistor thermal response measurements; and radiation response of microwave mixer diodes.

11247

U.S. Dept. of Commerce, Natl. Bur. of Standards, Electronic Technol. Div., Washington, D.C. SEMICONDUCTOR MEASUREMENT TECHNOLOGY Rept. no. NBS-SP-400-8, Quart. Prog. Rept. no. 24 Apr.-June 30, 1974, 70 pp., Feb. 1975. AD 775 919

Principal accomplishments during

- this reporting period include:

 1. identification of surface preparation procedures which improve the quality of spreading resistance measurements.
- preparation of videotaped tutorial discussion of thermally stimulated current and capacitance measurements,
- completion of an analysis of the apparent position of an opague edge when viewed with incoherent and coherent illumination, and
- completion of the construction of a flying-spot scanner.

11248

U.S. Dept. of Commerce, Natl. Bur. of Standards, Electronic Technol. Div., Mawhington, D.C. SEMICONDUCTOR MEASUREMENT TECHNOLOGY. Rept. no. NBS-SP-400-12, Quart. Rept. no. 25, July 1-Sept. 30, 1974, 59 pp., May 1975. AD 775 919

Principal accomplishments during this reporting period include:

- completion of all effect measurements to determine activation energies of the gold donor and acceptor levels in silicon;
- successful direct measurement of fast interface state density with the circular CCD test structure; and
- demonstration of the feasibility of the use of acoustic emission as a non-destructive means for testing individual beam-lead bonds.

11250

Peattie, C.G., Adams, J.D., Carrell, S.L. et al. (Tex. Instr. Inc., Quality and Reliability Assurance, Semiconductor Group, Dallas, TX)
ELEMENTS OF SEMICONDUCTOR-DEVICE RELIABILITY. Proc. of the IEEE 62, no. 2, 149-68, Feb. 1974

Semiconductor-device quality and reliability are discussed in the context
of the major factors producing failures,
the relationship of process technology
and its control to device quality and
reliability, the testing procedures
used to determine quality levels, and
screening procedures that can be employed to segregate certain levels of device
quality. Failure rates are presented
for transistors and for both bipolar
and MOS integrated circuits in several
types of packages and for several kinds
of device process technology.

11251

Dierking, W.H. and Bastian, J.D. (Rock-well Internatl., Electronics Res. Div., Anaheim, CA) SOS/MOS MODELING FOR CIRCUIT DESIGN. 6 pp.

A nonlinear transient model for SOS/MOS transistor design and circuit implementation is described. Variabilities due to operating point and temperature effects are shown. Input data required for the model, and the computerized circuit analysis program (SYSCAP), which incorporates the model, are discussed. A comparison with actual test results is made for an SOS circuit.

Grossman, S.E.
THERMAL DESIGN: PART I. THE THERMAL DEMANDS OF ELECTRONIC DESIGN. Electronic
46, no. 23, 28-101, Nov. 8, 1973
Harshall, S.B. and Dewey, R.F. (Sprague
Elec. Co., MA)
THERMAL DESIGN: PART II. PLASTIC POWER
ICS NEED SKILLFUL THERMAL DESIGN. Electronics 46, no. 23, 102-04, Nov. 8, 1973

This article discusses thermal design considerations for ICs. Techniques discussed in part one include device arrangement on the chip, thermal gradients use of heat pipes and liquid cooling. Part two deals primarily with higher power linear plastic ICs and discusses factors such as thermal impedance use of heat sinks and convection cooling.

11254

Sato, S. and Yamaguchi, T. (Sony Corp., Atsugi Plant, Semiconductor Div., Japan)
STUDY OF CHARGE STORAGE BEHAVIOR IN
METAL-ALUMINA-SILICON DIOXIDE-SILICON
(MAOS) FIELD EFFECT TRANSISTOR. Solid
State Electronics 17, no. 4, 365-75,
Apr. 1974

The basic characteristics and charge storage behavior of metal-alumina-silicon dioxide-silicon (MAOS) field effect transistors have been investigated as a function of the oxide thickness. The typical charge storage behaviors have also been measured on devices with SiO2 films of 50Å and Al_2O_3 films of 700 Å and the results are interpreted in terms of electron and hole transport processes across thin SiO₂ layer and electron injection from Al electrode by tunneling mechanism. In the MAOS structure, the shift of threshold voltage from initial state is within about 23 V and can be reversibly controlled, more than 106-times at least, by alternate electric fields under suitable stressing condition. It is considered that the charge storage time is practically infinite at room temperature and of the order of 106 hr at 150°C. The failure behaviors of device parameters under the repeated field stressing and cycles can be also accounted for in terms of electron accumulation within Al₂0₃ films and at interfaces between Algog and SiO2 films.

11255

Eaton, S.S. (RCA Solid State Div., Somer-ville, NJ)
SAPPKIRE BRINGS OUT THE BEST IN C-MOS.
Electronics 49, no. 12, 115-20, June
12, 1975

When thin-film silicon on sapphire substrates replaces bulk silicor

plementary-metal-oxide-semiconductor technology achieves much better performance; costs should drop as volume rises.

11258

Hunt, J. and Green, A. (Fairchild Camera and Instr. Corp., Syossett, NY) INTEGRATED MONOLITHIC PHOTOSENSOR AR-RAYS. Rept. no. ECOM-72~0214-F, Final Rept., Jan. 1-Dec. 31, 1974, 53 pp., May 1975. DAAB07-72-C-0214

The purpose of this work was to fabricate and optoelectronically characterize 1728 x 1 charge-coupled device (CCD) arrays for use in the tactical page reader application. During this report period the arrays were fabricated and data was taken i.e., transfer characteristic dynamic range, noise equilivent signal, uniformity of photoresponse, and square wave Modulation Transfer Frequency Response. A deliverable 1728 x 1 array device, was operated in a single-lens simulated page reader assembly.

11259

Cricchi, J.R., Blaha, F.C. and Fitzpatrick, M.D. (Westinghouse Elec. Corp., Advanced Technol. Lab., Baltimore, MD) THE DRAIN-SOURCE PROTECTED MNOS MEMORY DEVICE AND MEMORY ENDURANCE. pp. 126-29. F33615-73-C-1093

The Drain-Source Protected metalnitride-oxide-semiconductor memory device provides endurance to much greater
than $2x10^{12}$ clear/write cycles, eliminates drain or source voltage restrictions
during clearing/writing and provides
enhancement-mode limited operation. The
drain source protected MNOS memory element has been incorporated in a number
of LSI arrays, such as the Metering Subsystem and the 2K-bit Block Oriented
Random Access memory (BORAM)

Fehr, G.K. (Intel Corp., Assembly and Packaging, Mountain View, CA) MICROCIRCUIT PACKAGES AND ASSEMBLY TECHNIQUES. PART I. Insulation Circuits 17, no. 11, 37-40, Oct. 1971 PART II, Insulation Circuits 18, no. 12, 16-21, Nov. 1971

The advantages and disadvantages of each package and each assembly technique are discussed. All packages must accomplish certain functions, which are:

1. Chip protection

- Compatibility with system requirements
- Mechanical configuration
 Interface between the die and electronic system
- 5. Cost objectives

Assembly techniques are covered in this article. Semiconductor assembly is the means by which a circuit is prepared to connect the miniature silicon circuit to an easy to handle package for subsequent operations. General operations in assembly of an integrated circuit are attachment of the circuit (referred to as a die) to the package, performing interconnection from the die to the package, and sealing or encapsulating the package.

11261

Gregory, B.L. and Shafer, B.D. (Sandia Labs., Albuquerque, NM; LATCH-UP IN CMOS INTEGRATED CIRCUITS Rept. no. SLA-73-5613, 20 pp., July 1973. N74-12958. 1973 Annual Conference on Nuclear and Space Radiation Effects

The parasitic transistors and pnpn paths present on junction isolated CMOS circuits have been identified and studied quantitatively. Active SCR structures exist which can be triggered electrically or by a radiation pulse. Detailed studies of SCR paths have been performed on two circuits, the CD4007A and the CD4041A, to relate geometrical and materials parameters to latch-up sensitivity. Both normal bias conditions and bias optimum for obtaining SCR action are employed. Several techniques are proposed to eliminate radiation-induced latch-up in future CMOS designs.

11262

Altman, L. SOLID STATE. Electronics 47, no. 21, 8 pp., Oct. 17, 1974

An increasingly subtle understanding of semiconductor processing techniques, plus a willingness to experiment with new layouts and materials, has brought the solid-state industry to the sophisticated heights of 8-bit microprocessors, 4,096-bit memories, 16,384-bit charge-

coupled devices, and linear large-scale integration. What's more, performance and bit densities promise to go right on climbing. 20 May 1 W. W. W.

1

11263

Sequin, C.H. and Mohsen, A.M. (Bell Labs., Murray Hill, NJ)
LINEARITY OF ELECTRICAL CHARGE INJECTION INTO CHARGE-COUPLED DEVICES. IEEE J. of Solid-State Circuits SC-10, nc. 2, 81-91, Apr. 1975

The linearity of the electrical signal injection into charge coupled devices has been studied by measuring the generated higher harmonic components of a sinusoidal input. Results obtained with various injection methods and device geometries have been compared. Best results, with all harmonic components more than 40 dB below the fundamental, have been obtained for surfacechannel devices with a potential equilibration method in which the signal is applied to a second input gate while the first input gate is held at a do reference potential. This is true even for reasonably long sampling intervals in spite of an asymmetry of the sampling process with respect to the slope of a time varying input signal, which should theoretically lead to considerable se-cond harmonic distortions. Results obtrined with bulk-channel devices are not so good, because of a nonlinear relationship resulting from the changing distribution of the signal charge in the bulk channel.

11264

Hart, C.M., Slob, A. and Wulms, H.E.J. (Philips Res. Lab., Eindhoven, Neth.) BIPOLAR LSI TAKES A NEW DIRECTION WITH INTEGRATED INJECTION LOGIC. Electronics 47, no. 2, 111-18, Gct. 3, 1974

Using conventional processes, simplified gate structure of $\rm I^2L$ boosts yields and density, while reducing power consumption a thousandfold; the low-cost technique is applicable to both analog and digital circuits.

and the second second second second second

Munoz, E., Boix, J.M., Llabres, J. et al. (U. of Madrid, Madrid, Spain) ELECTRONIC PROPERTIES OF UNDOPED POLY-CRYSTALLINE SILICONE. Solid State Electronics 17, pp. 439-46, 1974

Company of the second

Standard semiconductor measurements and techniques have been applied to undoped, high purity polycrystalline silicon to determine its electronic properties. Resistivity and Hall mobility were determined as function of temperature and the ability of polycrystalline silicon to form Schottky barriers and p-i-n junctions has been evaluated experimentally. Present results show Si grain boundaries behaving as p-type layers separating high-resistivity grains, an effective mobility, half the monocrystalline value and an average carrier density in the 1015 cm⁻³ range are deduced. A qualitative model is discussed to describe present results.

11266

Thornber, K.K.
THEORY OF NOISE IN CHARGE-TRANSFER DE-VICES. Bell System Tech. J. <u>53</u>, no. 7, 1211-62, Sept. 1974

The noise introduced into charge packets transferred through and stored in charge-transfer devices is calculated in a manner that includes all important relaxation, suppression and correlation effects. This presentation is sufficiently general and detailed that, with a minimum of hackground in formal noise theory, one can use the approach to evaluate noise in many novel, solid-state devices.

11267

Henderson, R.C., Pease, R.P., Voshchenkov, A.M. et al. (Bell Labs., Murray Hill, NJ) A HIGH-SPEED P-CHANNEL RANDOM ACCESS 1024-BIT MEMORY MADE WITH ELECTRON LITHOGRAPHY. IEEE J. of Solid-State Circuits SC-10, no. 2, 92-97, Apr. 1975

A switched capacitor, p-channel, 1024-bit random access memory has been made with electron lithography. The basic circuit was the same as that described by Boll and Lynch (in previous papers) but with halved lateral dimensions. The gate length of the switching transistor was 4 μm , and the chip size was required. Even with this modest shrinking of feature size, the minimum access time of the memory was reduced from 100 ns to less than 50 ns.

11268

Change, W.H. and Heller, L.G. (IBM Systems Prod. Div. Lab., Burlington, VT)

STRUCTURE DEPENDENCE OF FREE-CHARGE TRANS-FER IN CHARGE-COUPLED DEVICES. IBM J. of Res. and Dev. 18, no. 5, 436-42, Sept. 1974

A detailed numerical analysis of charge-coupled-device charge transfer is described and discussed. The analysis is based on solving the transport equation with a time-dependent surface field calculated from the actual device configuration. Devices with different oxide thicknesses and devices with electrode gaps are examined. The total field is four . to play an important role in charge transfer for all cases studied. The effective channel length is modulated by the net field present and is a function of time and electrode configuration. The transfer is found fastest and the effective channel length shortest when the charge is transferred from a region of low oxide capacitance into a region of high oxide capacitance. A low-capacitance electrode gap slows the charge transfer process.

11269

Sony Corp.
POLYSILICON LAYER DOPED WITH OXYGEN IMPROVES DEVICES. Electronics 48, no. 13,
2 pp., June 26, 1975

A polysilicon layer doped with oxygen is being used as a replacement for the conventional silicon-dioxide passivation layer in a wide spectrum of new devices. The products range from bipolar power devices operating at kilovolt levels to low power complementary MOS devices. The same technique is also being used to produce a combination passivation and antireflection layer on high efficiency silicon photodiodes.

Harari, E., Wang, S. and Royce, B.S.H. (Princeton U., Princeton, NJ)
LOW TEMPERATURE IRRADIATION EFFECTS IN SIO2 INSULATED MIS DEVICES. Rept. no. PSSL 1565 74, 29 pp., May 15, 1974. AD 781 331. Ne0014-67-2-0151-0034

The storage of positive charge in the SiO2 insulator of MIS devices has been studied at both 300 and 80K. It has been found that the additional charge stored in the oxide as a result of low temperature X-irradiation behaves quite differently from that induced by room temperature irradiation. This additional charge may be removed from the oxide by photodepopulation techniques, by field emission and by thermal annealing. The charge associated with traps stable at room temperature is shown to be insensitive to these treatments under the same experimental conditions. The experimental data indicate that the observed behavior is not due to positive ion transport within the oxide and strongly indicates that hole transport is occurring. Models for the trapping sites and the role of surface states are discussed.

11271

には、大学のでは、1990年には、199

Berger, J. (Hewiett-Packard Co., Hewlett-Packard Labs., Palo Alto, CA) NONEQUILIBRIUM PHENOMINA IN ION-IMPLANT-ED MOS CAPACITORS. Appl. Phys. Letters 24. no. 10, 497-9, May 15, 1974

A new type of nonequilibrium capacitance-voltage characteristic was observed in a particular class of ion-implanted MOS capacitors. A model explaining these characteristics is proposed and a method to use them for evaluation of the inplanted layers is suggested.

11272

Kamoshida, M. (Nippon Elec. Co., Ltd., IC Div., Eawasaki-Shi, Japan) ELECTRICAL CHARACTERISTICS OF BORON-IM-PLANTED n-CHANNEL MOS TRANSISTORS. Scid-State Electronics 17, no. 6, 621-26, June 1974

Electrical characteristics, mainly the back-gate bias dependence of threshold voltage and the gate bias dependence of gain term and mobility obtained from ion-implanted n-channel MOS transistors, have been described as a function of implantation dose and transistor dimensions. For comparison, not only specimens, implanted through gate oxide but also samples implanted before gate exidation were measured. Linear dose dependence of threshold voltage was obtained as indicated elsewhere. But deviation from the linearity was observed in

a rather lower dose, compared with the p-channel case. Breakdown voltages of n-channel ion-implanted devices have, if any, only a little dose dependence, as determined from p-cha devices.

11273

De Troye, N.C. (Philips Res. Labs., Findhoven, Neth.)
INTEGRATED INJECTION LOGIC-PRESENT AND FUTURE. IEEE J. of Solid-State Circuits SC-9, no. 5, 206-11, Oct. 1974. 1974 International Solid-State Circuits Conference

Integrated injection logic or merged transistor logic incorporating lateral p-n-p transistors as inverters, will be discussed. Speed-power products of 0.13 pJ per gate have been measured in a five-stage closed-loop inverter chain, and packing densities of 400 gates/mm² have been achieved. A layout comparison with MOS logic will be presented.

11274

Holmes, F.E. and Salama, C.A.T. (U. of Toronto, Dept. of Elec. Eng., Ontario, Can.)
VMOS-A NEW MOS INTEGRATED CIRCUIT TECH-NOLOGY. Solid-State Electronics 17, no. 9, 791-97, Aug. 1974

A new V-groove MOS integrated circuit technology (VMOS) is described. It makes use of preferential etching of silicon to define the channels of the MOS transistors. The fabrication involves either a three or four mask process and is capable of producing either silicon gate or standard metal gate transistors. The technology results in very short channel length devices using non-critical alignment telerances. Despite the short channel length, the VMOS transistor exhibits lower output conductance and higher breakdown voltage than a standard MOS transistor. Sore integrated circuit applications of the technology are also presented, including an R-S flip-flop and a 27 stage bucket brigade shift resister.

Darwish, M. and Taubenest, R. (Centre Electronique Horloger S.A., Neuchâtel, Switz.)
C-MOS AND COMPLEMENTARY ISOLATED BIPO-LAR TRANSISTOR MONOLITHIC INTEGRATION PROCESS. J. of the Electrochem. Soc. Social-State Sci. and Technol. 121, no. 8, 1119-22, Aug. 1974

In this work, by using the epi layer with the C-MOS process, the bipolar transistors can be isolated, vs. the non-isolated bipolar transistors provided by conventional C-MOS process. This feature has significant advantages in circuit design. Since the present work was not oriented to a particular circuit application, there was sufficient latitude in optimizing geometry and electrical parameters. It was found that the use of a vertical npn and a lateral pnp transistor design lent itself particularly well to our fabrication process.

11276

Rabbat, N.B. (IBM Corp., Computer Aided Design Lab., East Fishkill, NY) FEEDTHROUGH IN EMITTER-COUPLED LOGIC CIRCUITS. IEEE J. of Solid-State Circuits SC-10, no. 2, 97-105, Apr. 1975

Emitter-coupled logic circuits transient noise behavior is examined. The mechanisms and causes of feedthrough are analyzed using, first, approximate expressions and, second, an accurate model. The experimental observations of feedthrough give ample evidence of good agreement between the theoretical and computational results. An accurate appraisal of the causes of feedthrough, determine the main factors that offer scope for improvement.

11277

Feldman, C. and Plachy, R. (Johns Hopkins U., Appl. Phys. Lab., Silver Spring, MD VACUUM DEPOSITED SILICON DEVICES ON FUSED SILICA SUBSTRATES. J. of the Electrochem. Soc. 121, no. 5, 685-88, May 1974

A technique is described for fabricating diodes and MOS devices from vacuum deposited polycrystalline silicon films on insulating substrates. Extremely pure vacuum deposited amorphous silicon films on fused silica substrates were converted into the crystalline phase during device processing. The samples could be converted either during gaseous diffusion of boron or phosphorus at 850°-950 to form nor p-type layers or during the initial oxidation step at 1000°C in the device definition stage. Film purity was checked by sputter-ion source mass spectrometry.

Gaseous diffusion and oxide masking procedures were similar to those used in silicon integrated circuit technology. The quality of the initial resulting planar devices indicates that the process has the potential for producing a variety of silicon devices.

A STATE OF THE STA

11278

Hynecek, J. (Case Western Reserve U., Cleveland, OH)
HALL EFFECT IN SILICON ON SAPPHIRE. J. of Appl. Phys. 45, no. 6, 2806-07, June 1974

Variations of Hall mobility with gate bias in gated Hall measurements are explained by considering autodoping of silicon from the sapphire substrate. The method of obtaining the true electron Hall mobility for n doped silicon is presented and the conductivity due to the p-type impurities is found.

11279

Bilger, H.R., Tandon, J.L. and Nicolet, M.A. (Ca. Inst. of Technol., Pasadena, CA)
EXCESS NOISE MEASUREMENTS IN ION-IMPLANTED SILICON RESISTORS. Solid-State Electronics 17, no. 6, 599-605, June 1974

The low frequency noise spectra of partially annealed boron-implanted silicon resistors with various geometries are measured. The implantation energies are 50, 80 and 110 keV and the doses are 2.5×10^{12} cm⁻², 1.0×10^{13} cm⁻². Investigations indicate that the contacts from the implanted layer to the electrode generally contribute small amounts to the total excess noise observed. excess noise exhibits a strong dependence on the sheet resistance of the layers, while the dependence on substrate bias, implantation energy. and on temperature is relatively weak. A discussion of the results is given in terms of a volume effect. Noise measurements on implanted layers, produced under carefully controlled conditions, show promise as a tool to investigate excess noise.

Thornber, K.K. (Bell Labs., Murray Hill, NJ)
OPTIMUM LINEAR FILTERING FOR CHARGETRANSFER DEVICES. IEEE J. of SolidState Circuits SC-9, no. 5, 285-91,
Oct. 1974

A method of filtering analog signals transferred through a charge-transfer device which is capable of greatly reducing the distortion introduced by incomplete charge transfer, is suggested. By using transversal filters consisting in part of single CTD storage cells to achieve the necessary phase delay, the output charge packets can be combined in a manner which offsets the presence of incompletely transferred portions of charge acquired by the packet of interest. The transfer function of the filter is calculated directly from that of the CTD. This further illustrates the importance of treating the operation of CTD's using their transfer function. Examples are given which indicate that in most cases of interest only a few filtering stages are necessary to reduce the distortion to 1 percent of its unfiltered size. Random noise is ignored since it is incomplete charge transfer, which if uncorrected, sets the operational limits of these devices. The method of optimum linear filtering reported here is, therefore, analogous to the method of dynamic detection already reported, which leads to the minimum possible error rates achievable for digital signals in CTD's.

11281

Verway, J.F. and Kramer, R.P. (Phillips Res. Lab., Eindhoven, Neth.) ATMOS-AN ELECTRICALLY REPROGRAMMABLE READ-ONLY MEMORY DEVICE. IEEE Trans. On Electron Devices ED-21, no. 10, 631-36, Oct. 1974

An adjustable threshold MOS (Atmos) transistor is described that can be used as an electrically reprogrammable readonly memory by changing the charge content of a floating polysilicon gate. This floating gate is charged negatively (write) by means of a nonavalanche mechanism and charged positively (erase) by the avalanche breakdown of source or drain junction and subsequent hole injection into the oxide. The write time is between 10 and 100 ms, the erase time on the order of 1 s. The charge retention of the floating gate is about 90 percent after storage for 1000 h at 125°C.

11282

Bateman, I.M., Armstrong, G.A. and Magowan, J.A. (Queen's U. of Belfast, Belfast, Northern Ire.)

DRAIN VOLTAGE LIMITATIONS OF MOS TRANSISTORS. Solid-State Electronics 17, no. 6, 539-50, June 1974

A comprehensive investigation has been carried out into the factors which influence the maximum drain voltage of . an MOS transistor for normal pentodelike operation. The drain voltage is limited by two principal mechanisms, namely punch-through of the drain depletion region to the source, and breakdown, due to impact ionization in the high field region at the drain edge. A two dimensional analysis technique for determining the drain voltage at the onset of either punch through or avalanche breakdown, from a solution of Poisson's equation within the substrate depletion region is described. The solutions are obtained using finite difference numerical methods which take into account the gate-induced potential profiles at the edge of the source and drain junctions. Boundary conditions of zero effective gate bias and channel current are imposed which simplify the solution of Poisson's equation to an electrostatic one. Punch-through and breakdown are discussed for gate bias conditions above and below threshold. The sharp fall in breakdown voltage as the gate bias rises above threshold is explained on the basis of injected charge from the channel into the drain depletion region.

11284

Board, K. (Mullard Res. Labs., Surrey, Engl.)
THERMAL PROPERTIES OF ANNULAR AND ARRAY
GEOMETRY SEMICONDUCTOR DEVICES ON COMPOSITE HEAT SINKS. Solid-State Electronicw 16, no. 12, 1315-20, Dec. 1973

The thermal spreading resistance and temperature-profile properties of a circular semiconductor device mounted on a composite heat sink are considered theoretically. The results are applied to annular and array geometry contacts by the principle of superposition. It is found that considerable reductions in thermal resistance can be achieved which are due both to contact geometry and the composite heat sink. Substantial improvements in the uniformity of the temperature profile in the contact due to the composite nature of the heat sink is also demonstrated and optimum heat sink geometries are illustrated.

Blazek, J. and Blakely, J.N. (Bendix Corp., Kansas City Div., Kansas City, MO)

DEVELOPMENT OF PROCESSES FOR HYBRID MICROCIRCUITS CCVTAINING BEAM-LEAD LEVICES.
Rept. no. BDX-613-1115, Rev., 156 pp.,
Aug. 1974. N75-17583. AT(29-1)-613
USAEC

en la plantica de la companya de la

The process-development and provein work of this program established a complete technology for manufacturing hybrid microcircuits containing beamlead devices. Previous microcircuits contained chip-and-wire semiconductors. The principal contributions of this work to the existing microcircuit technology were a thermocompression bonding process to bond the gold beam leads and lead frames to the microcircuit substrate and the precision process controls necessary to ensure adequate pull strength on bonds that cannot be nondestructively tested. Other pertinent processes also were refined as needed to provide high microcircuit reliability. These processes and techniques have been released for use in manufacturing seven types of microcircuius for a coded electronic switch.

11290

Sorkin, R.B., Peralta, B.C., Kaiser, D.A., et al. (Battelle Memorial Inst., Columbus Labs., Columbus, OH)
INVESTIGATION AND DEVELOPMENT OF SHORT-TERM TECHNIQUES FOR RELIABILITY MONITOR-ING OF SILICON INTEGRATED CIRCUITS.
Final Rept., 136 pp., July 31, 1967.
AD 834 680. N62269-3778

The objectives of this contract were to study and further develop accelerated life tests and screening techniques for integrated circuits that are needed, and to analyze the failure of such circuits. A critical portion of the re-lated activity included the study of the circuits and their potential failure modes, the development of failure analysis techniques, and the documentation of suitable procedures for failure analysis. As a result of the study, it was found that the parameters, 1/f noise and harmonic distortion, were correlated with the failed devices. It was further shown that the combined use of these two parameters has promising screening efficiencies. Since these parameters may be relatively independent of the type of circuit under test, they may offer promise for wide-spread application. The ultimate goal of these studics are to provide a cost-effective method in the form of application guide lines and specifications for screening integrated circuits at the equipment manufacturer's plant.

McCaughan, D.V. and Wonsiewicz, B.C. (Bell Labs., Murray Hill, NJ) EFFECTS OF DISLOCATIONS ON THE PROPERTIES OF METAL Si02-SILICON CAPACITORS. J. of Appl. Phys. 45, no. 11, 4928-85, Nov. 1974

The effects of dislocations on the \$i02/Si interface have been studied at dislocation levels of from 104 to 109/cm². At dislocation levels of 106 or less the MOS properties are unaffected; at levels from 107 to 109/cm² the flatband voltage increases with dislocation density to the point where it is not measurable at 109 dislocations/cm², being greater than the Si02 breakdown voltage. No effects on the interface state density are seen.

11292

Wonsiewicz, B.C. and McCaughan, D.V. (Bell Labs., Murray Hill, NJ) ELECTRICAL PROPERTIES OF METAL-Si02-SILICON STRUCTURES UNDER MECHANICAL STRESS. J. of Appl. Phys. 44, no. 12, 5476-79, Dec. 1973

Results of three series of experiments in which the electrical properties were measured by MOS capacitance-voltage methods are reported. Stress was applied at the SiO2-Si interface by deposition of stressed tungsten films. The stress at the Si02-Si interface was varied by deposition techniques and heat treat-The metallization thickness was varied by planar etching and then metallization patterns of widely differing geometries, from 5 to 500 m were used, separately show conclusively that mechanical stresses in the range encountered in device structures do not affect the electrical properties of the Si02-Si interface.

Holm-Kennedy, J.W. (U. of CA. School of Eng. and Appl. Sci., Los Angeles, CA)
LONG TERM MEMORY IN JUNCTION DEVICES USING MULTIVALENT TRAPPING IMPURITIES IN SILICON.
Rept. no. ECOM-0306-73-1, Rept. no. UCLA-ENG-7420, Semiann. Rept., July 1, 1973-Feb. 28, 1974, 39 pp., June 1974. AD 782 255
Rept. no. ECOM-73-0306-2, Rept. no. UCLA-ENG-7511, Semiann. Rept. no. Mar. 1-Aug. 30, 1974, 62 pp., Jan. 1975. AD/A008 045
Rept. no. ECOM-73-0306-3, Rept. no. UCLA-ENG-7550, Semiann. Rept. Sept. 1, 1974-Jan. 31, 1975, 57 pp., Aug. 1275. DAAB07-73-C-0306

Various multivalent dopants were investigated with the goal of obtaining nonvolatile multilevel memory devices in silicon using the field induced trapping (FIT) effect. The test structures included Schottky diodes and resistive bars fabricated in silicon substrates doped with multivalent dopants. Novel device effects were observed and are decribed. A model for a negative differential resistance Schottky barrier oscillator is proposed.

11294

Fresh, D.L. (Aerospace Corp., Eng. Sci. Operations, E1 Segundo, CA.) and Adolphsen, J.W. (NASA, Goddard SFC, Greenbelt, MD)
SEM EVALUATION OF METALLIZATION ON SEMI-CONDUCTORS. Rept. no. SAMSO-TR-75-16, Rept. no. TR-0074 (4921) -2, 35 pp., June 15, 1974. AD/A004 835. F04701-73-C-0074

A test method for the evaluation of metallization on semiconductors is presented and discussed. The method has been prepared in MIL-STD format for submittal as a proposed addition to MYL-STD-883. It is applicable to discrete devices and to integrated circuits, and specifically addresses batch-process oriented defects. Quantitative accept/ reject criteria are given for contact windows, other oxide steps, and general interconnecting metallization. Figures are provided that illustrate typical types of defects. Apparatus specifications, sampling plans, and specimen preparation and examination requirements are described. Procedures for glassivated devices and for multi-metal interconnection systems are included.

11295

Vandre, R.H. (Aerospace Corp., Lab. Operations, Plasma Res. Lab., El Segundo, CA)
PULSED-POWER BURNOUT OF INTEGRATED CIR-CUITS. Rept. no.SAMSO-TR-72-226,

Rept. no. TR-0073(3124)-1, 33pp., Aug. 15, 1972. AD 752 540. F04701-72-C-0073

Results of pulsed-power burnout testing of the Fairchild 9046 quad dual-input nand gate and the Amelco 6041 dual three-input nand gate showed the circuits to be vulnerable to junction burnout for pulses of less than 100 V and pulse widths on the order of 100 nsec. Calculations based on Wunsch-Bell junction burnout theory showed good agreement with the experimental results. Sample calculations applying Wunsch-Bell theory to integrated circuits are given.

11296

Pieper, W.J. and Pinkus, A.L. (Appl. Sci. Assoc., Inc., Valencia, PA)
COMPUTER GENERATED TROUBLESHOOTING TREES:
THE PROGRAM. Rept. no. AFHRL-TR-7420(II), Final Rept., 96 pp., July 1974.
AD 785 139. F33615-72-C-1682

The development of troubleshooting trees by hand for use in job performance aids and other types of maintenance data is a difficult and time consuming process. Development of an effective technology for computer generation of trouble-shooting trees will contribute significantly to the development of improved maintenance data. Computer generation of troubleshooting trees will reduce development costs, improve quality control, and provide for systematic consideration of factors which cannot be effectively considered when trees are developed by hand. An early attempt at developing this technology was sponsored by NASA. Procedures and a computer program were developed and used to produce troubleshooting trees for a data flow representation of an electronic system. However, the trees were never tested on actual equipment. The purpose of the project described, in part, in this volume was to update and test the development procedures, the computer program, and the troubleshooting trees.

Fitzgerald, D.J. (IKOR Inc., Burlington, MA)
APPLICATION OF TIME DOMAIN METHODS TO
INTEGRATED CIRCUIT SUSCEPTIBILITY. NWL
Contractor Rept. no. CR-04-72, Apr. 12,
1972-Feb. 12, 1973, 108 pp., Mar. 12,
1973. AD 909 446. N00178-72-C-0388

A review of the time domain reflection and transmission mode measurement method is presented. The meaning and information content of some time waveforms measured using these methods are discussed. Details of the test fixture structures developed for the suscepti bility testing of Flatpack. Dual-In-Line and TO-99 style packages. The test fixture designs allow separate video and microwave signals to be applied simultaneously at each terminal of an integrated circuit. The design method which facilitates the implementation of a matched 50 ohm impedance path to the terminals is discussed and performance data presented. Time domain measurements made on various linear and digital integrated circuits in the test fixtures are described. Data are presented showing the impedance of integrated circuit terminals to injected signals. Fourier transform of a time domain waveform to provide frequency information is dealt with. Experiments performed to determine the susceptibility of selected linear and digital integrated circuits to short pulse interference sources are describe. Susceptibility levels are determined and vulnerable injection points identified.

11298

Vinikman, V., Samual, A. and Schneider, D. (ELTA-Ashdod, Microelectronics Technol, Israel)
SURFACE DESORPTION OF GASES FROM PHOTORESIST. Vacuum 24, no. 2, 77-9, Feb.
1974

This work describes the analysis of gases desorbed in vacuum from photoresists manufactured by Shipley and Kodak, as a function of temperature. Test samples were prepared by spin coating of a special heating element prepared by photolithographic techniques on a nichrome, gold-coated alumina substrate, the degassing of this type of heating element is relatively low by comparison to that of the photoresist. The analysis of gases desorbed was performed at a pressure of 10-6 torr utilizing a monopole mass spectrometer. The type of photoresist and temperature were the determining factors in the quantity and species of gases desorbed. In this manner the breakdown temperature of each type of photoresist was determined. The results of this work aid in choosing a photoresist compatible with microelectronic vacuum technology.

Wilson, R.G. and Zimmerman, R.L. (Hughes Res. Labs., Malibu, CA)
MANUFACTURING METHODS FOR IMPLANTATION.
Interim Rept. no. 6, Apr. 1-June 30,
1971, 7 pp., July 1971. AD 886-469.
F33615-70-C-1238

Work was spent in performing reliability testing of the implantation system and in seeking and eliminating the causes of observed failures or possible long-term weak points. Most of the improvements made were in the electronics and control circuitry areas as these were subjected to longer and more strenuous testing. A radiation survey was made with favorable results. Eleven hours of routine operation (100 keV, 10¹⁴ ions/cm² dose), including five simulated implant cycles, were achieved without any failures other than the failure of the ion source feed line.

11300

Komatsubara, K.F., Narita, K., Katayama, Y. et al. (Hitachi Ltd., Centeral Res. Lab., Kokubunji, Tokyo, Japan) and Kobayashi, M. (Natl. Lab. for High Energy Phys., Oho-machi, Tsukuba-gun Ibaraki, Japan)
TRANSPORT PROPERTIES OF CONDUCTION ELECTRONS IN n-TYPE INVERSION LAYERS IN (100)
SURFACES OF SILICON. J. of Phys. and Chem. Solids 35, no. 6, 723-40, June 1974

In this paper, the detailed characteristics of conductivity of the inversion layer are presented as a function of temperature and carrier concentration, and discussion is made of the scattering mechanism in each range of temperature and carrier concentration, referring to the surfon theory, the coulomb scattering treatment, the effect of carrier freezeout and also the effect of bound state associated with the ground electric subband.

Nelson, W. (GE, Corporate Res. and Dev., Schenectady, NY) METHODS FOR PLANNING AND ANALYZING AC-CELERATED TESTS. Rept. no. 73CRD034, 21 pp., Mar. 1973

This report is intended to acquaint readers with statistical methods for more effective accelerated tests and data analyses. Briefly surveyed are statistical methods for planning and analyzing accelerated tests where units are subjected to high stresses. Useful results are pointed out that come from these methods, many of which are new, and references are given that explain how to apply these methods. References show how to analyze such data before all test units fail. This important advance makes it possible to terminate a test before all units fail, resulting in savings of time and cost. References also show how to properly analyze data with different failure modes.

11302

是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,

Schrottke, G. (IBM Federal Systems Div., Huntsville, AL)
TECHNOLOGY AND FABRICATION SUPPORT FOR THICK FILM MICROELECTRONICS AND PRINTED WIRING BOARDS. Rept. no. DI-S-1800. Rept. no. IBM 74W-00183, Final Rept., 19 pp., June 1974. AD/A004 757. DAAH-01-74-C-0363

The objective of this contract was to provide technical and fabrication services in the areas of thick film hybrid microelectronics and printed wiring boards with the majority of the technical work to be performed in the thick film hybrid area.

11303

Peltzer, D. and Herndon, B. (Fairchild Semiconductor Div., Mountain View, CA) ISOLATION METHOD SHRINKS BIPOLAR CELLS FOR FAST, DENSE MEMORIES. Electronics 44, no. 5, 52-55, Mar. 1, 1971

Passive isolation promises ICs that combine bipolar speed and MOS density, while simplified masking and a self-alignment feature presage higher yields and reduced costs. These factors could have a far reaching effect in deciding whether MOS or bipolar devices will dominate the development of semiconductor memory technology.

11304

DeFalco, J.A. (Honeywell Info. Systems Inc., Framingham, MA)
COMING UP FAST FROM BEHIND-DENSER BIPOLAR DEVICES. Electronics 44, no. 15, 76-9, July 19, 1971

Because it's now possible to diffuse

very thin epitaxial layers, and because new methods of isolating transistors have been developed, bipolar ICs today can achieve MOS component densities. The effort to simplify high-density bipolar integrated circuits continues. None of the techniques described here is the panacea for all circuit fabrication problems, though all represent steps in the evolution of a more efficient bipolar fabrication technique.

11306

Domingos, H. (Clarkson Coll. of Technol., Potsdam, NY) and Anderson, R. (Syracuse U., Syracuse, NY)
AN EVALUATION OF SILICON ON SAPPHIRE TECHNOLOGY. 137 pp.

Silicon on sapphire is a recent microelectronic circuit technology origiar nally devised to eliminate the drawbacks of conventional junction isolation. It has since developed into a high performance MOS-type integrated circuit family. In this report a description of this logic family is given, including such topics as manufacturing processes, device physics, and performance of commercial circuits. The report concludes with an overall evaluation of this technology.

11312

Demizu, K. (Mitsubishi Elec. Corp., Kita-Itami Works, Japan) DOUBLE EPITAXIAL ISOLATION METHOD FOR THE FABRICATION OF INTEGRATED CIRCUIT TRANSISTORS. J. of Electrochem. Soc.: Solid State Sci. 118, no. 10, 1627-30, Oct. 1971

A new fabrication method is proposed which eliminates the isolation process by introducing a p-type epitaxial layer into the I.C. fabrication process. The typical values of BVCEO, BVCBO, and hfe of I.C. transistors made by this new method are 6.5 - 10V, 16-18V, and 20-60, respectively. This new method is suitable for the fabrication of high-density integrated circuits in view of its simple process and better transistor performance.

Territoria de la companya del la companya de la com

Ipri, A. (RCA Labs., Princeton, NJ)
ADVANCED COMPLEMENTARY-METAL-OXIDE-SEMICONDUCTOR CIRCUIT TECHNOLOGY (PHASE I).
Rept. no. AFAJ.-TR-75-48, Final Rept.,
Dec. 27, 1971-June 30, 1974, 141 pp.,
May 1975. F: 3615-72-C-1291

实施运动规模

This final report presents the results of a comparison of the silicongate double-epitaxial and the silicongate deep depletion processes. In addition, the fabrication of three test vehicles is discussed: (1) a multipurpose arithmetic building block, (2) a 32 stage correlator circuit, and (3) an 8 x 8 bit multiplier chip. Finally, the development of a beam lead process is presented along with the application of this process to the fabrication of the SOS silicon gate version of the CD4007.

11318

Altman, L. CHARGE-COUPLED DEVICES MOVE IN ON MEMORIES AND ANALOG SIGNAL PROCESSING. Electronics 47, no. 16, 91-101, Aug. 8, 1974

The structural simplicity of the charge coupled device lowers memory chip costs, while the analog nature of CCD operation is exploited in delay lines, filters, and multiplexers.

11319

Wakefield, R. (Mostek Corp., Carrollton, TX)
PROCESSES FOR MOS IC's. Electronic
Packaging and Production 15, no. 7, 16972, July 1975

The emergence of MOS technology in the semiconductor industry began in the 1960's. The market was slow to accept this technology because of electrical instabilities in the transistors. The MOS explosion was made possible by stabilization techniques that gave the devices the necessary reliability for inherent advantages of high packing densities and ease of fabrication.

11320

Covington, D.W. and Ray, D.C. (GA Inst. of Technol., School of Elec. Eng., Atlanta, GA; EFFECT OF SURFACE REGIONS ON THE ELECTRICAL CONDUCTIVITY OF EXTRINSIC SEMI-CONDUCTOR FILMS. J. of Appl. Phys. 45. no. 6, 2616-20, June 1974

Theoretical expressions based on the Boltzmann transport equation, nondegenerate statistics, and Poisson's equation are derived for the electrical conductivity is presented as a function of film thickness and Fuch's scattering indices for the nondegenerate n- p-type semicon-

ducting films. The analysis predicts that the conductivity of thin films having quasisymmetrical space-charge layers at the surfaces should be strongly dependent upon the excess carrier density in these layers even under conditions of specular surface scattering. The limited amount of conductivity data reported for exitaxial germanium films are interpreted using the extrinsic film model. Universal curves are presented for normalized film conductivity as a function of normalized film thickness for accumulated n - p-type films and depleted n - and p-type films having specularly scattering surfaces. The general case analysis yields the symmetrical and flat-band results as previously reported.

11321

Hynecek, J. (Case Western Reserve U., Case Inst. of Technol., Cleveland, OH) ELASTOREISISTANCE OF n-TYPE SILICON ON SAPPHIRE. J. of Appl. Phys. 45, no. 6, 2631-35, June 1975

Elastoresistance of n-type silicon on sapphire is measured. The measurement is performed with a gated MOS Hall bridge. An extrapolation method is developed to minimize errors due to aluminum autodoping. From the obtained result, it is concluded that the lateral stress present in the silicon causes almost complete depopulation of the energy surface in the k, direction, perpendicular to the surface of the silicon. This in turn causes pronounced changes in the transport properties, such as resistivity or Hall mobility. Qualitative agreement with the theory, in which no scattering mechanism is considered, is obtained.

Mohsen, A.M. and Morris, F.J. (Bell Labs., Murray Hill, NJ)
MEASUREMENTS ON DEPLETION-MODE FIELD EFFECT TRANSISTORS AND BURIED CHANNEL MOS CAPACITORS FOR THE CHARACTERIZATION OF BULK TRANSFER CHARGE COUPLED-DEVICES. Solid- State Electronics 18, no. 5, 407-16, May 1975

The properties of bulk transfer charge-coupled devices may be characterized from measurements obtained using MOS capacitors and field effect transistors. Models are presented for the MOS capacitor and field effect transistor for the case where a shallow doped layer of polarity opposite to that of the substrate is incorporated between the oxide and the substrate. models explain the observed frequency dependence of the capacitance-voltage characteristics of these devices. Techniques are presented for determining the impurity profile of the buried layer from the low frequency C-V measurements made on MOS transistors. The majority carrier mobilities in the buried layer and at the surface are measured for the BCCD's and compared to the surface minority carrier mobility measured for the surface channel CCD's. Generation life-times at the surface, in the buried layer and in the underlying substrate are determined from capacitance-time measurements and leakage current measurements of the MOS capacitors and transistors. Methods are demonstrate whereby the depth from the oxide interface of the potential minmum and its potential can be determined as a function of the various applied biases.

11327

Aharoni, H. (U. of Negev, Dept. of Elec. Eng., Microelectronic Lab., Beer-Sheva, Israel) and A Bar-Lev (Technion-Israel Inst. of Technol., Haifa, Israel) SOME PRACTICAL REMARKS ON THE DESIGN OF EXPERIMENTAL SYSTEMS FOR EPITAXIAL GROWTH OF Si, Ge AND Si-Ge. Vacuum 24, no. 2, 89-93, Feb. 1974

Epitaxial growth of group IV semiconductors, especially silicon, is an important and very sensitive step in the manufacture of semiconductor devices. The epitaxial layer grows by the addition of atoms to a single crystal substrate in an ordered manner. Any interruption in this order would grow as a fault through many layers and may cause final device failure. The epitaxial system must therefore be designed so as to prevent such faults. Practical considerations concerning a design of an experimental system for growth from the gas phase are described, based on experience gained during its building and operation. The various system components and materials, the necessary instrumentation and system calibration are described. Problems of vacuum tightness of the system and purification of incoming gases are also included. Finally, the basic calculations for obtaining the necessary molar ratios in the reactor chamber so as to achieve the desired layer type and resistivity are reviewed. In the system described, layers of Si, Ge or Si-Ge mixture of desired composition may be grown.

11328

Caruso, S.V. (NASA, Marshall SFC, Hunts-ville, AL) and Licari, J.J., Perkins, K.L. and Schramm, W.A. (Rockwell Internatl., Autonetics Div., Anaheim, CA) DESIGN GUIDELINES FOR USE OF ADHESIVES AND ORGANIC COATINGS IN HYBRID MICRO-CIRCUITS. Rept. no. NASA TM X-64908, Tech. Mem., 66 pp., Dec. 1974. N75-17574 NAS8-26384

A study was conducted to investigate the reliability of organic adhesives in hybrid microcircuits. The objectives of this study were twofold: (1) to identify and investigate problem areas that could result from the use of organic adhesives and (2) to develop evaluation tests to quantify the extent to which these problems occur for commercially available adhesives. Efforts were focused on electrically conductive adhesives. Also, a study was made to evaluate selected organic coatings for contamination protection for hybrid microcircuits. The results of these studies are reported.

11329

Caruso, S.V. (NASA: Marshall SFC, Huntsville, AL) and Honeycutt, J.O. (IBM Corp., Huntsville, AL) INVESTIGATION OF DISCRETE COMPONENT CHIP MOUNTING TECHNOLOGY FOR HYBRID MICRO-ELECTRONIC CIRCUIT. Rept. no. NASA TM X-6'937, Tech. Mem., 52 pp., May 1975

The test program described in this report represents only a summary of the investigations conducted to date on bonding systems for discrete electronic components. Since the use of adhesive in place of soft metals is becoming prominent for high reliability applications, studies to prove this suitability in space-flight avionics hardware were required. In general, adhesives, when selected and properly qualified are acceptable and, in some cases, more reliable, than the traditional solder tuchniques. Test procedures and qualification criteria are being developed at MSFC and will be proposed as NASA/incustry standards for this technology.

alexage a service and the service of the service of

McDonnell Douglas Corp., McDonnell Douglas Astronautics Co. East, St. Louis, Mo)
INTEGRATED CIRCUIT ELECTROMAGNETIC SUS-CEPTIBILITY - PHASE II.
TEST AND MEASUREMENT SYSTEMS. Rept. no. MDC E1099, 156 pp., July 12, 1974
MOS NAND GATE STUDY. Rept. no. MDC E1101, 53 pp., July 26, 1974
PULSE INTERFERENCE STUDY. Rept. no. MDC E1102, 32 pp., July 12, 1974
PACKAGE EFFECTS STUDY. Rept. no. MDC E1103, 81 pp., July 12, 1974
BIPOLAR NAND GATE STUDY. Rept. no. MDC E1123, 106 pp., July 26, 1974
BIPOLAR OP AMP STUDY. Rept. no. MDC E1124, 78 pp., Aug. 9, 1974
MOS/HYBRID STUDY. Rept. no. MDC E1124, 78 pp., Aug. 9, 1974
SUSCEPTIBILITY SURVEY STUDY. Rept. no. MDC E1126, 83 pp., Aug. 9, 1974.
NDC E1126, 83 pp., Aug. 9, 1974.
NO0178-73-C-0362

These reports discuss electromagnetic vulnerability assessment studies and results of tests applied to integrated circuits and hybrid devices. The component susceptibility investigations are performed by direct injection of RF energy into the terminals of the device i.e., a hard line connection from the RF source to the component. Package effects are also included. Failure analysis was performed on all failed devices.

11348

Muschinske, J.E., Rangappan, A., Dhaka, V.A. et al. (Fairchild Camera & Instr. Corp., Fairchild Microwave & Optoelectronics, Palo Alto, CA) SILICCN-ON-SUBSTRATE (SOS) INTEGRATED CIRCUIT TECHNOLOGY. Rept. no. AFAL-TR-74-145, Final Rept., Feb. 15, 1973-Feb. 15, 1974, 80 pp., Apr. 1974. AD 923 585L F33615-73-C-1111

This report describes the work accomplished in research and development program to develop a technology for fabricating high speed bipolar integrated circuits on an insulating substrate. The circuits are fabricated in a thin single crystal silicon film. The insulating substrate consists of a layer of SiO₂ immediately beneath the thin film and a thick polycrystalline silicon support. Complete dielectric isolation is achieved through oxidation of the thin silicon film.

11349

Lane, C.H. (U.S. Air Force, RADC, Griffis AFB, NY)
PRACTICAL PROBLEMS IN THE APPLICATION OF
ALUMINUM ELECTROMIGRATION FAILURE STUDIES
44 pp.

A review of the literature on electromigration research of aluminum thin film conductors as provided as a background for comparison with some real device results on accelerated tests. Issues involved in the application of the research results to specifying current density limits for circuits to be used in military equipments are treated. The conclusions and recommendations suggest courses of action based on the present status of knowledge and practice in aluminum deposition for solid state circuits.

11353

Integrated Circuit Eng., Scottsdale, A2).
MICROCIRCUIT MANUFACTURING CONTROL HANDBOOK. A GUIDE TO FAILURE ANALYSIS AND
PROCESS CONTROL. VOL. I. F30602-74C0232

The objective of this Handbook is to provide the line engineer, the failure analyst and the solid state research engineer with a concise, up-to-date reference which links the observed failure or yield loss mechanism in an integrated circuit to a specific process induced defect. In a looseleaf format, this Handbook lists the faiure mechanism, its method of detection (i.e., direct analysis or accelerated testing) the processing source, and the means for corrective action. The general aim of the document is to provide precise identification of specific processing defects with definite recommendations for removal using the most sensitive analysis techniques available.

11354

Anon.
PLANAR DIFFUSION SOURCES. Circuits Mfg. 15, no. 9, 54-56, Sept. 1975

Commonly used for chemical deposition applications in the past, gas systems cannot provide close control over sheet resistance values required for semiconductor doping applications. The flow pattern dependence of such systems prevents uniform and repeatable depositions across the wafer and within the run. get around this problem, some semiconductor makers sacrifice furnace capacity by positioning the slices parallel to the gas flow or horizontal to it. With planar diffusion sources, however, the periodic and alternate spacing of source and silicon wafers along the length of the diffusion boat and perpendicular to the direction of gas flow conserves furnace space and lets each wafer receive an identical and uniform density of dopant. Normal wafer spacing from source wafer to silicon slices ranges from 80-125 mils. For high loading densities, up to 200 manually loaded silicon slices rest back to back in the diffusion carrier.

King. G. SILICON-ON-SAPPHIRE IC's: TECHNOLOGY FORECAST. Circuits Mfg. 15, no. 9, 4 pp., Sept. 1975

Continually advancing Silicon on Sapphire (SOS) technology offers not only a potential cost competitiveness with bulk-milicon CMOS, but the advantages of high speed, low power dissipation, high packing densities and high reliability. In fact, some devices have demonstrated gate delays of a few nano-seconds and microwatts of power dissipation per gate. Many companies-interested in this technology-are doing research in it and have fabricated devices in the laboratory or on a custom basis. But although SOS seems to be an almost ideal technology, users must resolve some problems before they can exploit SOS in commercial de-

11357

Hetherington, D.R. (Newmarket Transistors, Ltd., Newmarket, Suffolk, Engl.) BOND CHIPS WITH CONDUCTIVE EPOXIES. Electronics 23, no. 20, 82-85, Sept. 27, 1975

Epoxies have found wide acceptance for the attachment of active semiconductors, chip capacitors and resistors and other small parts to hybrid microcircuits. Their use gives the designer a high degree of freedom when building complex units, and they allow employment of easily automated processes that provide good yields. Of the three attachment methods currently in use-gold-silicon eutectic bonding soft solder and conductive epoxy-epoxy is the fastest growing technique. This paper will discuss different aspects of epoxy application and properties.

11358

Schaefer, G., Ward, R. and Zakraysek, L. (GE, Aerospace Electronic Systems Dept., Utica, NY) EVALUATION OF LEAD FINISHES FOR MICRO-CIRCUIT PACKAGES. Rept. no. RADC-TR-75-171, Final Rept., Jan. 23, 1974-Apr. 23, 1975, 140 pp., July 1975. F30602-74-C-0118

The purpose of this study was to determine the compatibility and effectiveness of surface finishes and undercoats being used on microelectronic package leads. The study was to determine optimum combination of materials and processes, including those in use and those proposed for use, for various lead frame sealing glass combinations. The study covered the actions and interactions resulting from the various process steps the lead materials undergo, from initial rolled sheet condition through the final pro-

cess of plating to preserve solderability.

11359

1EEE
1973 SYMPOSIUM ON SEMICONDUCTOR MEMORY
TESTING. DIGEST OF TECHNICAL PAPERS.
Sponsored by the IEEE Computer Society
Mideastern Area Committee and the Philadelphia Chapter of the IEEE. Rickshaw Inn, Cherry Hill, NJ, 126 pp.,
Oct. 2, 3, 1973. IEEE Cat. No. 73
CH0827-6C

Table of Contents

Dynamic Memories
Diagnostic Testing of MOS Random
Access Memories
1103 Testing: Problems and Practice
Testing Semiconductor Memories
1103 Semiconductor Memory Device
Pattern Sensitivities and Error
Modes
Memories that Forget
20 MHz Semiconductor Memory Test
System
Strategies of Memory Testing

11362

Butcher, D.T., Maddox, H.M. and Neilsen, R.L. (No. Am. Rockwell, Electronics Group, Anaheim, CA)
SURVIVABLE P-CHANNEL METAL-OXIDE-SEMICONDUCTOR (RMOS) COMPUTER DESIGN. Rept. no. AFAL-TR-73-31, Rept. no. C72-446/
501, Final Rept., Mar. 20-Sept. 20, 1972, 134 pp., Mar. 1973. F33615-72-C-1732

The significance of this project to the Air Force is the fact that it provides assessment, and develops specifications for employment, of advanced radiation hardened field-effect (i.e., Metal Oxide Semiconductor (MNOS) and Metal-Nitride-Oxide Semiconductor (MNOS) technologies for military/space computer systems. The characteristics and capabilities of the device and packaging technologies, required for MOS/MNOS computer construction, are defined and compared to the techniques and hardware requirements for long-life computer systems. Specifications are presented for four modular subsystems (CPU, I/O, Memory, and Power Supply) of a minimum demonstration-computer employing radiation hard PMOS/MNOS technologic..

Rneta, W.J. (SMC Microsystems Corp., Hauppauge, NY) and Nadan, J.S. (U. of the City of N.Y., New York, NY) THEORY AND PRACTICE OF MOS PROCESSING TECHNIQUES 1973. IEEE Trans. on Mfg. Technol. MFT-2, no. 2, 37-49, Dec. 1973. Grant RF 1624

Current industrial practice and theory applicable to the fabrication of low-voltage p-channel metal-oxide-semi-conductor (PMOS) devices is summarized. An extensive bibliography and design parameter graphs are presented.

11364

是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我 第一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们就是一个人,我们就是一个人,

Cullen, G.W. and Corboy, J.F. (RCA Corp., David Sarnoff Res. Center, Princeton, NJ)
A COMPARISON OF THE SEMICONDUCTING PROPERTIES OF THIN FILMS OF SILICON ON SAPPHIRE AND SPINEL. J. of the Electrochem. Soc.: Solid-State Sci. and Technol. 121, no. 10, 1345-50, Oct. 1974

The Hall mobilities in 0.5 and 1.0 μ m thick heteroepitaxial silicon on (1102) sapphire and (100) and (111) spinel substrates are compared. The substrates employed were Czochralski sapphire, alumina rich flame fusion spinel, stoichi-ometric Czochralski spinel, and a "modified" alumina-rich Czochralski spinel. The semiconducting properties of the silicon on the spinels are similar if the Czochralski grown substrate surfaces are air annealed prior to deposition. The reproducibility achieved in electrical properties in silicon on spinel is related to the method of preparation of the substrate. In comparing the semiconducting properties in silicon on sap-phire with silicon on spinel, one finds that the MOS transistor mobilities are more similar than the Hall mobilities.

11365

Goser, K. and Knauer, K. (Siemens AG, Res. Labs., Munich, Ger.)
NONVOLATILE CCD MEMORY WITH MNOS STORAGE CAPACITORS. IEEE J. of Solid-State Circuits SC-9, no. 3, 148-50, June 1974

The volatility of information stored in a charge-coupled device (CCD) can be avoided by storing the information in metal nitride-oxide silicon (MNOS) capacitors added to a CCD. In the following, the function, layout, and measured results of test circuits are described, and different layouts of such memory circuits are discussed.

11366

Rodgers, T.J. and Meindl, J.D. (Stanford U., Electronics Labs., Stanford, CA) VMOS: HIGH-SPEED TTL COMPATIBLE MOS

LOGIC. IEEE J. of Solid State Circuits SC-9, no. 5, Oct. 1974. 1974 International Solid State Circuits Conference

A new logic structure has been presented which takes advantage of v-groove technology and DMOS concepts to produce a transistor which is well suited for use in high-speed, high-density, 5V supply applications. VMOS logic in its present form is superior to gold-doped TTL in switching speed and power-speed product, and more dense than static NOR NMOS or I²L for similar design rules. VMOS processing is a combination of well-known steps and the anisotropic etch. Important device parameters are will controlled by noncritical diffusion techniques.

11367

Tammaru, E. (Stanford U., Electronics Labs., Stanford, CA)

EFFICIENT TESTING OF COMBINATIONAL LOGIC CELLS IN LARGE-SCALE ARRAYS. Rept. no. SEL-68-040, Tech. Rept. no. 4601, 120 pp., May 1968. AD 836 G51. Nonr-225(83). NR 373 369

This research investigates the characteristics that regular cellular arrays must have in order that each cell can be tested from the peripheral terminals of the array. The nominally identic ul cells in the array have n inputs and n outputs, where each of the n outputs is some combinational function of the n input variables of the cell. Of special interest is the characterization of cells and arrays in order to predict whether defective cells can be not only tested but also located within the array.

11368

Brotherton, S.D. and Singh, M.P. (U. of Southampton, Southampton, Gt. Britain) INFLUENCE OF CLOCK WAVEFORMS ON THE PERFORMANCE OF CHARGE COUPLED DEVICES. Solid-State Electornics 17, no. 9, 981-84, Sept. 1974

A theoretical analysis of charge transfer in 3-phase C.C.D.'s has been performed for realistic clock pulses. The performance of the device with linear and exponential pulse edges is compared with the performance predicted by the conventional stepped pulse analysis, and it is shown that more efficient charge transfer is obtained with the latter driving technique.

The second secon

Gregory, B.L. and Gwyn, C.W. (Sandia Labs., Albuquerque, NM)
RADIATION EFFECTS ON SEMICONDUCTOR DE-VICES. Proc. of the IEEE 62, no. 9, 1264-73, Sept. 1974

The radiation induced degradation of semiconductor material parameters is reviewed. These results are related to the degradation of semiconductor-device performance. Design techniques for minimizing the radiation-induced degradation are evaluated. Emphasis is placed on the effects of ionizing radiation on MOS structures. Transient ionization effects and circuit latchup are considered. The present degree of understanding of radiation effects in silicon devices is summarized.

11370

Manchester, K.E. (Sprague Elec. Co., Worcester, MA)

ION IMPLANTATION OFFERS FLEXIBILITY TO THE IC DESIGNER. Electronic Packaging and Production 15, no. 7, 5 pp., July 1975

Ion implantation is no longer a laboratory curiosity in the semiconductor field but has become a fully accepted production processing technique which can introduce well-described distributions of ions reproducibly and accurately at low temperature.

11371

Boxil, D.R. (RCA Corp. Govt. Commun. and Automated Systems Div., Burlington, MA) PRODUCTION ENGINEERING MEASURES AUTOMATIC ASSEMBLY OF HYBRID INTEGRATED CIRCUITS. Rept. no. 16108, Quart. Prog. Rept. no. 3, Aug. 1-Oct. 31, 1974. Ara dlu 386. DAABO5-73-C-2039

Effort has been initiated to develop automatic techniques and equipment capable of mass production of thick film hybrid integrated circuits. The amplifier trigger circuit, Army Part. no. 11715226, used in the XM734 multi-option fuse has been selected as the assembly which will serve as the test vehicle.

11372

Carnes, J.E., Kosonocky, W.F. and Levine, P.A. (RCA Labs., Princeton, NJ)
MEASUREMENTS OF NOISE IN CHARGE-COUPLED DEVICES. RCA Rev. 34, no. 4, 553-65, Dsc. 1973. N00039-73-C-0014. 1972
International Electron Devices Meeting

Experimental data are presented that verify the present theory of noise fluctuations in the operation of charge-coupled devices. This includes the correlated transfer noise due to trapping of charge signal by fast interface

states and white noise associated with optical and electrical introduction of input into a CCD register. Experimental results are also given on the operation of an input circuit to a CCD register for introduction of signal with noise fluctuations that are less than shot noise.

11373

Muchldorf, E.I. (IBM Corp., Systems Dev. Div., Manassas, VA)
A QUALITY MEASURE FOR LSI COMPONENTS.
IEEE J. of Solid-State Circuits SC-9, no. 5, 291-97, Oct. 1974

Large-scale integration (LSI) components are subjected to testing based on stuck fault modeling. A stuck fault is a logic fault, where the terminal of a logic block assumes a fixed logic value and is said to be stuck. Stuck fault testing often does not provide patterns for all possible stuck conditions that can exist in a circuit. Because of the incompleteness of test coverage, a new quality measure is needed—one that is not based on sample inspection. Such an LSI quality measure is described in this paper.

11374

Beattie, J.A.C. (Royal Aircraft Establ., Gt. Britian)
MULTILAYER INTERCONNECTION TECHNIQUES
FOR INTEGRATED CIRCUITS AND THEIR APPLICATION TO SPACECRAFT ELECTRONIC SYSTEMS.
Rept. no. BR29572, Tech. Rept. 72090,
30 pp., June 1972. AD 906 425

Multilayer integrated circuits are described and results of recent work by Standard Telecommun. Labs. Ltd. outlined. The use of the technique for space electronics systems is compared with the hybrid assembly method developed at RAE and with conventional large scale integration (LSI). It is concluded that the multilayer technique is potentially more reliable than hybrid and cheaper than LSI.

Kjar, R.A., Kinoshita, G., Butcher, D.T. et al. (No. Am. Rockwell, Res. and Technol. Div., Electronics Group, Anaheim, CA)
HARDENED MOST INPUT AND OUTPUT CIRCUITRY VOL. I. Rept. no. AFAL-TR-72-213, Rept. no. C71-587/501, Final Rept., May 12, 1971-Mar. 1, 1972, 74 pp. May 15, 1972. AD 902 280L. F33615-71-C-1586

This report describes an effort to extend previous work which demonstrated technology for fabricating radiation-resistance MOS Circuitry. The hardening approach employed in the program was based upon methods for growing the gate insulator -- including chromium - doping of the oxide to reduce permanent ionizingradiation damage in p-channel MOS structures -- and upon silicon-on-sapphire (SOS) isolation to reduce transient radiation effects. This volume summarizes the un-classified results of the program which concerned (1) reliability evaluation of the previously developed radiation hardened 32-bit shift register, and (2) design and development of radiation-hardened MOS/SOS circuitry with emphasis on developing input/output circuitry to meet the interface requirements of a hardened system.

11376

Fisher, H.D. (Royal Aircraft Establ., Gt. Britain)
HYBRID MICROCIRCUIT TECHNOLOGY IN THE BRITISH NATIONAL SPACE PROGRAMME. Rept no. BR34641, 34 pp., Dec. 1972. AD 913 950. 22nd Technical Symposium of the Avionics Panel of Advisory Group for Aerospace Research and Development. Rome, Italy, May 31-June 4, 1971

This paper describes an experimental equipment to be flown on the X3 Satellite in the British National Space Programme and develops arguments in support of the use of hybrid microcircuits for very high quality low volume production of electronic circuits. The current techniques are described in detail and reasons for the choice of technologies given. Process and component yields are given and future developments discussed.

11378

Weirick, L.J. (Sandia Labs., Met. and Electroplating Div., Livermore) A METALLURGICAL ANALYSIS OF STRESS-CORROSION CRACKING OF KOVAR PACKAGE LEAD. Solid State Technol. 18, no. 3, 25-30, Mar. 1975. AT-(29-1)-789

Scanning electron microscopy and metallographic analysis indicated that stress-corrosion cracking was responsible for some Kovar leads completely breaking away from integrated circuit packages following a moisture-resistance The cracks were found to have been initiated intergranularly and propagated transgranularly. Further analysis showed that the following factors accelerated the stress-corrosion cracking: (1) the presence of a tensile stress (2) insufficient nickel plating on the Kovar, (3) penetration of the Kovar grain boundaries by copper and (4) the presence of contaminants containing free chloride.

11379

Richardson, W.S. (Motorola Semiconductor Prod., Phoenix, AZ)
DIAGNOSTIC TESTING OF MOS RANDOM ACCESS MEMORIES. Solid State Technol. 18, no. 3, 31-34, Mar. 1975

Diagnostic testing as performed by a design engineer is described as a necessary and valuable tool. Since diagnostic testing requires flexibility, the specific requirements for a memory test system and the hardware necessary to support the basic memory test system are discussed. An example of a memory disturb problem is explained in detail to illustrate the difficulty in identifying circuit sensitivities in an MOS random access memory.

11380

Anon.

APPLICATION OF NEW METHODS AND TECHNIQUES FOR FAILURE ANALYSIS. Solid State Technol. 18, no. 3, 38-40, Mar.1975

This article presents a summary of papers on new methods and techniques for failure analysis presented at the 1974, 12th Annual Reliability Physics Symposium Problem areas are defined. The review papers on metallurgical failure modes are summarized. MOS drift mechanisms papers are also summarized.

Bindell, J.B. (Bell Telephone Labs., Inc., Allentown, PA)
SCANNING ELECTRON MICROSCOPY AND RELATED ELECTRON BEAM TECHNIQUES IN IC TECHNOLOGY. Solid State Technol. 18, no. 4, 45-50, Apr. 1975

The Scanning Electron Microscope has become a very sophisticated instrument which has many uses in an electronics manufacturing environment. In this article, the uses of the SEM in this domain are reviewed and it is stressed that the SEM has many uses other than pure high resolution imaging.

11382

Casterline, E.T. (Microwave Semiconductors Inc., Somerset, NJ) and Benjamin, J.A. (Raytheon Co., Burlington, MA) TRENDS IN MICROWAVE POWER TRANSISTORS. Solid State Technol. 18, no. 4, 51-56, Apr. 1975

The interplay between technology, design and reality in the construction of bipolar microwave transistors and their effects on the state-of-the-art, along with projections for future results are discussed in simple terms relating physical effects with processing constraints.

11383

Lucey, R.J. and Firman, A.H. (Teradyne, Inc., Boston, MA)
PROCESS MON TORING IN TRANSISTOR PRODUCTION. Solid State Technol. 18, no. 4, Apr. 1975

"Process monitoring" is a technique for keeping closer track of the final testing and manufacturing processes. This technique can greatly improve the efficiency of a production/test facility by reducing the amount of retesting that would otherwise be required as a result of faulty final testing, and by providing an insight into the production process and the long-term changes that occur in it.

11384

Agajanian, A.H. (IBM System Prod. Div., East Fishkill, NY)
A BIBLIOGRAPHY ON SEMICONDUCTOR DEVICE ISOLATION TECHNIQUES. Solid State Technol. 18, no. 4, 61-65, Apr. 1975

A literature search on semiconductor device isolation techniques was performed and a bibliography of 150 references was compiled. Electrical and Electronics Abstracts and Engineering Index of January 1965 to September 1974 were the main sources used in this search. Selected articles from the literature pricr to 1965 are also included in this bibli-

cgraphy. For easy access to the needed references, the bibliography is divided into eighteen sections. A cross reference is given at the end of each section.

11385

Hakim, E.B. and Shappirio, J.R. (U.S. Army, ECOM, Electronic Technol. and Devices Lab., Fort Monmouth, NJ) FAILURE MECHANISMS IN GOLD METALIZED SEALED JUNCTION DEVICES. Solid State Technol. 18, no. 4, 66-68, Apr. 1975

Two different types of p-n-p transistors and an integrated circuit, which were fabricated using silicon nitride and gold contact metallization, failed while on test in the Panama Canal Zone. Failure analysis indicated that the ic1lowing failure mechanisms and problem areas were present in these units: (1) gold corrosion resulting in dendritic growth; (2) titanium over nitride between conductors; (3) exposed nigh concentrations of platinum; (4) inability of glass to adhere to gold metallization and to seal the device. These conditions occur as a result of both poor quality control and basic process linitations.

11386

Rottmann, H.R. (IBM System Prod. Div., East Pishkill, NY)
PHOTOLITHOGRAPHY IN INTEGRATED CIRCUIT
MASK METROLOGY. Solid State Technol. 18, no. 6, 29-34, June 1975. Reprinted from 1EM J Res. and Dev. 18, no. 3, May 1974

Photoresist technology is shown to have important advantages over the use of high-resolution silver halide films in dimensional metrology for integrated circuit masks. Experimental techniques are shown for the use of photoresist and enrome images in the study of image quality and uniformity and in analysis of the causes of image degradation. This method is applied to "in situ" lens evaluation and to the measurement of the precision of photorepeater stepping tables used in mask fabrication. In addition, the value of 0.3 µm is established as the practical limit of dimensional telerance in the present photolithographic technology, and its significance to the advancement of the state-of-the-art in mask ranufacture is discussed.

Danley, L.W. (Motorola Semiconductor Prod., Inc., HF Prod. Dev., Phoenix, AZ) A METALLIZATION SYSTEM FOR MICROWAVE AND UHF POWER TRANSISTORS. Solid State Technol. 18, no. 6, 35-39, June 1975

Metal migration, a problem prevalent in aluminum-interco, nected semiconductors operated at high current densities and elevated temperatures, has necessitated an industry search for productiongrade metallization systems of higher reliability. Although the use or copperaluminum, silicon-aluminum or other aluminum alloys, (plus rigorously controlled processing conditions), greatly reduces the risk of premature metal contact failure, the performance achieved is often just barely adequate. Various parameters of importance in a system that eliminates the problems associated with aluminum are discussed. Equipment procurement, process finalization and results (using SEM photomicrographs) are described.

11388

O'Malley, A.J. (GCA/David W. Mann, Burlington, MA)
TECHNOLOGICAL IMPLICATIONS IN THE PHOTO-MASKING PROCESS. Solid State Technol.
18, no. 6, 40-45, June 1975

Growing demand for more sophisticated integrated circuit functions and performance challenges the designer to maximize the available chip amea. Concurrently, the device manufacturer must produce at highest efficiency to maintain a profitable position in the marketplace. Maximum yield of finished IC's signals a successful return on capital equipment investment. Photomask making is reviewed here as it responds to demands of today's IC technology. Some critical areas of photomasking are examined within the frame of reference of the technological demands being placed on the operation, and now manufacturing equipment and techniques can meet present as well as anticipted requirements for maximum yield of highest density IC's.

11389

Lasky, D. (ILC Technol., Sunnyvale, CA) EMULSION MASK PROCESSING TECHNIQUES. Solid State Technol. 18, no. 6, 46-50, June 1975

High resolution photographic plates account for approximately 75% of the production working masks in the semiconductor industry. The low cost of high resolution mask blanks apparently offsets their relatively poor yields and short mask lives compared to hard purface masks (chrome iron oxide, etc.). Methods of improving yield and lowering the costs associated with photomasking operations are constantly being explored.

This article presents a state-of-the-art survey on emulsion mask processing and drying techniques, methods and equipment. Processing and drying are the largest single contributors to overall masking yields.

11390

Ronen, R.S. and Micheletti, F.B. (Rock-well Internatl., Electronics Res. Div., Anaheim, CA)
RECENT SOS TECHNOLOGY, ADVANCES AND APPLICATIONS. Solid State Technol. 18, no. 8, 39-46, Aug. 1975. Semicon/West'75. San Matso, CA, May 22, 1975

Current SOS technology is described and several significant developments in the past five years are highlighted. Recent interest in SOS has been high both for conventional commercial applications and for many special requirements that cannot be filled by other technologies, particularly in military systems. Progress in the SOS area depends heavily on improvement in the material, rather than invention of novel circuit concept.

11391

Clark, K.G. (Canon-M.I.T. (U.K.) Ltd., Engl.)
AUTOMATIC OUT-OF-CONTACT MASK ALIGNMENT Solid State Technol. 18, no. 8, 8 pp., Aug. 1975

Mask alignment relies on the ability of an operator to position a photomask over a patterned wafer, and micropositioning control while viewing through a split field microscope. Equipment in current use makes contact between the photoresist surface and the photomask during exposure thus increasing the possibilities of damage to both photoresist film and the expensive target-carrying photomask. Considerable die yield improvement and greatly increased mask lifetime is achieved by manufacturers using out-of-contact wafer alignment techniques.

11392

Moritz, H. (IBM, Boelblingen, Ger.) AUTOMATED METAL ETCH SYSTEM FOR IC-MANU-FACTURE. Solid State Technol. 18, no. 8, 54-57, Aug. 1975

In integrated circuit manufacture, the subtractive etch process is widely used to provide the metal wiring lines. A uniform metal film is vacuum-evaporated and subsequently, unwanted metal is etched away. To account for various possible variations a considerable over-etch time is necessary. In effect this limits circuit density. An automated etch system is described, which etches one wafer at a time. Etch time is variable and comtrolled by an etch end-point detector. This results in optimized etching of each single wafer and high product yields.

Mataré, H.F. (Internat1. Solid State Electronics Consultants, Los Angeles, CA) WAFER TESTING. Solid State Technol. 18, no. 8, 58-62, Aug. 1975

A survey of the principal methods available for wafer testing is presented. Diagnosite techniques are discussed which are used in connection with the identification of dopant profiles, materials composition, crystal perfection, oxygen content, vacancy clusters, swirls, striations and voids. Among the mostimportant methods available are scattered light measurements, capacitance measurements, infrared microscopy, electroreflectance, spreading resistance, and photoelectric scanning. Photoelectric scanning has promise as a technique for rapid and nondestructive wafer testing.

11394

Kjar, R.A. and Kuhlmann, G.J. (Rockwell Internatl. Corp., Electronics Res. Div., Anaheim, CA)
RADIATION RESISTANT CMOS/SOS CIRCUITRY.
Rept. no. C74-454/501, Final Rept.,
59 pp., Apr. 1975. N00014-74-C-0416

This report describes the results of an investigation of CMOS/SOS circuits and processes for optimizing radiation hardness and reliability. Bias-temperature-stress and radiation tests were conducted on MOS transistors and CMOS inverter circuits fabricated using several different processing techniques. A versatile mask set of containing several variations of the basic 4007 triple-inverter circuit was designed for use in future process optimization studies and for fabricating demonstration devices.

11395

Gasparek, E.P. (GE, Heavy Military Equip. Dept., Syracuse, NY)
CHARGE COUPLED DEVICE SIGNAL PROCESSORS.
Vol. I, Semiann. Pept., June 1, 1973-Jan.
1, 1974, 191 pp., Jan. 1974. AD/B-000
581I.
Vol II, Final Rept., Jan. 1-Oct. 1, 1974,
125 pp., Oct. 1974. AD/B-000 582L.
DAAB07-73-C-0336

Volume I documents effort to develop Charge Coupled Devices (CCD) Signal Processors for remote sensor applications. The effort was divided into two phases. First, a study was performed to define the characteristics of acoustic, magnetic, and seismic sensors. The results of this study effort were then used to define the performance characteristic desired for the CCD Signal Processor. The report gives a detailed discussion of the characteristics of the CCD devices and also compares theoretical

versus actual output signals for various input waveforms. Volume II documents effort consisting of a study phase which updates the results of the study performed in Vol. I. Then a higher performance CCD correlator was designed and built during the remaining time.

11397

Senhouse, L.S., Jr., Kushler, D.L. and Murphy, B.T. (Bell Telephone Labs., Inc., Murray Hill, NJ)
BASE DIFFUSION ISOLATED TRANSISTORS FOR LOW POWER INTEGRATED CIRCUITS. IEEE Trans. on Electron Devices ED-18, no. 6, 355-58, June 1971

Base diffusion isolated transistors (BDI) designed for low power, non-saturating, integrated circuits have been fabricated. Buried collectors are unnecessary in these low power devices, resulting in structures equivalent to discrete transistors in complexity purposes. Transistor characteristics differ negligibly from those of standard transistors at collector currents 0.05 mA, and are satisfactory for application in linear circuits at currents up to at least 0.1 mA. Transistor f_T is 80 MHz at 0.1 mA emitter current, 2 V collector voltage.

11398

Evans, W.J., Tretola, A.R., Payne, R.S. et al. (Bell Labs., Murray Hill, NJ) OXIDE-ISOLATED MONOLITHIC TECHNOLOGY AND APPLICATIONS. IEEE J. of Solid-State Circuits SC-8, no. 5, 373-80, Oct. 1973

This paper described the use of selective oxidation and ion implantation to fabricate integrated circuits. The technique of selective oxidation is used to fabricate a "walled emitter" structure as proposed by Panousis. This allows a substantial reduction in transistor size, for a given active area, over standard fabrication techniques. The implantation provides some process simplification and results in excellent control over device parameters.

McCaughan, D.V., Kushner, R.A. and Wagner, S. (Bell Labs., Murray Hill, NJ) COMPLETE REMOVAL OF SODIUM FROM SILICON DIOXIDE FILMS BY FORMATION OF PHOSPHOSILICATE GLASS. J. of the Electrochem. Soc.: Solid-State Sci. and Technol. 121, no. 5, 724-25, May 1974

t Standard Market and an animal and a second standard and a second second second second second second second s

Alkali ion contamination of thermally grown SiO₂ films on silicon is a serious problem in semiconductor technology. One technique which has hen used with some success in alleviating this difficulty is the formation of a layer of phosphosilicate glass over either gate dielectric or passivating oxide. Phosphosilicate films are known to getter mobile ionic impurities. Here we present evidence that sodium initially present only near the SiO₂/Si interface in amounts comparable to those found in contaminated gate oxides (-1012/cm² Na) is removed to less than detection limits duration.

11400

McCaughan, D.V., Murphy, V.T. and Walden R.H. (Bell Telephone Labs., Murray Hill, NJ)
SOME PITFALLS IN FAST RAMP C-V MEASURE-MENTS. Solid-State Electronics 16, no. 12, 1423-27, Dec. 1973

The triangular voltage sweep or fast ramp C-V method, while leading to an easy measurement of deep depletion C-V curves, may have pitfalls for the unwary, particularly in the case of degraded oxides. Two examples of the difficulties associated with the measurement in the presence of positive oxide charge, viz.

(i) a distorted fast ramp C-V curve at intermediate bias values and; (ii) a "peak" in the curve due to an inversion layer surrounding the device, are illustrated and explained.

11401

Wagner, R.S., Sinha, A.K., Sheng, T.T. et al. (Bell Labs., Murray Hill, NJ) TUNGSTEN METALLIZATION FOR LSI APPLICATIONS. J. of Vacuum Sci. & Technol. 11, no. 3, 582-90, May/June 1974

It is shown that MOS-LSI devices can be satisfactorily metallized with tungsen thin films using the rf-diode sputtering technique. The effect of sputtering power and of substrate bias was studied on the deposition rate, substrate temperature, and various properties of the film such as electrical resistivity stress, impurity concentration, constitution, and microstructure. The present process of W-film deposition has been found to offer several advantages. Low-power and low-voltage operation results

in high quality MOS-compatible W-films. These factors make the present metallization process very suitable for CCD (Single-level metallization) as well as LSI-IGFET (two-level metallization) applications.

11402

Gnadinger, A.P. and Rosenzweig, W. (Bell Labs., Allentown, PA)
POLARIZATION AND CHARGE MOTION IN METALAl203-Si02-Si STRUCTURES. J. of the
Electrochem. Soc.: Solid-State Technol.
121, no. 5, 700-05, May 1974

An investigation of the flatband voltage shifts of double insulator MIS capacitors under bias temperature stress had been performed in order to assess and characterize the stability of double insulator IGFET's. These shifts were opposite to the applied bias voltage ("ionic" direction), and it was found that they are composed of two components: (a) A "Fast" component which is linear with gate bias voltage and symmetric with bias polarity. (b) A slow component which is observed under positive bias. It is characterized by a linear dependence of flatband voltage shift on the logarithm of stress time for times larger than a delay time, which is thermally activated.

11406

Rickers, H.C., Jr. and Walker, R.C. (IIT Research Inst., Reliability Analysis Center, RADC, Griffiss AFB, NY) LSI TECHNOLOGY EVALUATION. Rept. no. RAC-75-14RM, 59 pp., Oct. 10, 1975

In addition to the modification of existing technologies, numerous technologies have been developed for the fabrication of LSI devices. Each of these technologies offers certain benefits and disadvantages which are related to the physical properties of the fabrication techniques. While the application requirements are often used as the criteria for the selection of a technology, the reliability characteristics should also be considered in this selection process. This report discusses the fabrication steps and physical properties of the major LSI technologies and the reliability aspects of these technologies.

secultaring and phyticity (col)

Chaffee, E.G. and McCammon, J.W. (Litton Ind., Electron Tube Div., San Carlos, CA)
DEVELOPMENT OF HIGH RELIABILITY RF KEYED CROSSED FIELD AMPLIFIER.
Rept. no. ECOM-73-0151-F, Final Rept.,
Apr. 15, 1973-May 15, 1975, 87 pp.,
July 1975. DAAB07-73-C-0151

This report describes the design, construction and testing of the L-5429-02 S/N 1 and S/N 2. The design was based on previous L-5429 design. Major modifications to the cooling circuit, rf matches, and new helix material and cathode support were incorporated to increase the power-handling capability of the device. Good operation was obtained from both tubes in a new permanent magnet package. These tubes were shipped to U.S. Army, ECOM, Fort Monmouth, NJ.

11408

Kern, W. (RCA Labs., Princeton, NJ)
DETECTION AND CHARACTERIZATION OF LOCA-LIZED DEFECTS IN DIELECTRIC FILMS. RCA Rev. 34, no. 4, 655-91, Dec. 1973

Capabilities and limitations of various types of analytical methods for detecting and characterizing localized imperfections in typical dielectric films used in present-day silicon semiconductor device technology are surveyed and compared. Dielectrics and insulators of particular interest include thermally grown silicon dioxide and layers of vapor-deposited silicon dioxide, silicate glasses silicon nitride, aluminum oxide and complex silicates in thicknesses ranging from several hundred angstroms to several micrometers. The analytical methods discussed in some detail include optical contrast microscopy, scanning electron microscopy, self-healing dielectric breakdown, selective chemical etching, electrolytic decoration, liquid-crystal techniques, electron, probe microanalysis, and ion microprobe mass analysis.

11409

Pocock, D.N. (Northrop Corp., Havthorne, CA)
COMPUTER-AIDED VULNERABILITY ANALYSIS OF A DIGITAL-TO-ANALOG CONVERTER.
Rept. no. AFWL-TR-74-140, Final Rept.,
July 26, 1973-May 21, 1974, 122 pp.,
Mar. 1975. F29601-73-C-0115

The goal of this program was to apply previously developed simplified microcircuit modeling techniques to the analysis of a real subsystem in order to identify problem areas and demonstrate the state-of-the-art. The subsystem studied is part of the flight instru-

mentation used in the E4A (military version of Boeing 747) aircraft. overall problem approach was that of an engineering vulnerability analysis of the subsystem. The individual components were experimentally characterized and modeled, and the component models were then interconnected to obtain a simulation of the entire Digital/Analog converter using the MINI-SCEPTRE computcode. The computer simulation is used to predict both the transient and semi-permanent ionizing-radiation induced errors of the D/A converter, as well as the normal electrical characteristics. Comparison of computer predictions and experimental data demonstrates agreement to within the repeatability of component samples. The major problem is the long computer run time and associated cost for a single photoresponse prediction.

11411

Bushmire, D.W. and Chavez, E.L. (Sandia Labs., Albuquerque, NM) DEVELOPMENT OF A COMPLAINT BONDING CAP-ABILITY FOR BEAM LEAD DEVICES. Rept. no. SLA 74-0217. 25 pp., July 1974

Compliant beam lead bonding is a method of thermocompression bonding that is relatively insensitive to variations in device beam hardness and thickness. It also permits the beams to be bonded with minimum bugging. An acceptable range of bonding parameters was developed by bonding and testing 200 devices. The optimized parameters were tool force (12-35 lbs.), and bond time (1 sec. to 5 sec.)

11412

Torrero, E.A.
FOCUS ON IC ANALOG STITCHES AND MULTIPLEXERS. Electronic Design 23, no. 18,
64-72, Sept. 1, 1975

When high voltage complementary-MOS (CMOS) analog switches and miltiplexers first appeared several years ago, their performance far exceeded that of earlier p-channel and n-channel MOS (NMOS) versions. Suddenly, monolithic switching circuits could handle a wide range of analog input voltages without large changes in their ON resistances. of those early CMOS units were prone to latchups and occasionally even burnouts. Now imporved monolithic circuits have arrived, and they overcome the deficiencies of their predecessors. In fact, progress has showered us with several alternatives, not only in CMOS but in NMOS and junction FETs (JFETs) as well.

a high production with the production of the pro

Lehning, H. (Institu für Theoretische Electrotechnik, Technische Hochschule Aachen, West Ger.)
CURRENT HOGGING LOGIC (CHL) -- A NEW BI-POLAR LOGIC FOR LSI. IEEE J. of Solid State Circuits SC-9, no. 5, 228-33, Oct. 1974. International Solid-State Circuits Conference. Philadelphia, PA Feb. 1974

Logic functions of current hogging logic are established by switching the lateral injection current in intermediate collector p-n-p structures. High functional density is achieved, since NOR, NAND, and complex gates can readily be realized and all logic elements can be placed within a common isolation region. CHL is fabricated with a standard buried collector process, and hence is compatible with linear bipolar circuits and other bipolar logic families. Current levels are employed as the logical variables, and the transfer characteristics of an AND-NOR gate are discussed. CHL offers high static and dynamic noise immunity. The paper demonstrates a static frequency divider as an example of an CHL circuit.

11414

Analog Devices Semiconductor, Norwood, MA)
BEWARE THOSE FET OP-AMP SPECS. Electronic Design 23, no. 1, 104-07, Jan. 4, 1975

Though this type of IC amplifier excels in low bias currents, self-heating and nulling effects can alter the other specs. Integrated circuit FET-input op amps have become the preferred choice in applications calling for very low input-bias currents. Bipolar amplifiers just can't compete with the picoampere and even sub-picoampere bias levels offered by the FET's. Data sheets abound with misleading and omitted specifications, making evaluation and selection a tough nut.

11415

Pao, H.C., Gunsager, K., Guadagna, J. et al. (Fairchild Camera and Instr. Corp., Feirchild Space and Def. Systems, Syossett, NY)
MEMORIES FUR RADAR. Rept. no. AD-AX-63, Interim Tech. Rept. 24 pp., May 11-Oct. 31, 1974. F33615-73-C-1044

The major efforts yet to be performed are the fabrication and test of the 16,384 line addressable random access memory devices, and testing of the 32,768 bit devices which are the final goal of the program. These efforts are scheduled for completion in May and June 1975. Technical information is given on the design and development

of the 16 K and 32 K parts as well as a description of operating characteristics of the now completed 9K part (LA-9216).

11416

are activities to be become

Dell'Oca, C.J., Kopp, R. and Sheehy, J. (Fairchild Camera & Instr. Corp., Fairchild Semiconductor, Mountain View, CA) INVESTIGATION OF THIN-FILM SILICON PROCESS FOR RADIATION HARDENED MIS INTEGRATED CIRCUITS. Rept. no. AFCRL-TR-74-0378, Sci. Interim Rept. no. 1, 17 pp., July 1974. AD/BOOl 108L. F19628-74-C-6109

Silicon thin films defined by electrochemical etching are being used as starting material in the simultaneous construction of junction-field-effect and metal-insulator-semiconductor devices. These devices will be fabricated in thin (1.0-2.µ0m) single-crystal films electrically isolated from a polysili-con supporting layer by thin dielectric films of both silicon dioxide and silicon nitride. Basic manufacturing techniques and modifications are described; elemental difficulties in determining the material properties of such thin semiconductor films are outlined. Process development and efforts to design an optimized photographic-mask set are reported. Finally, a brief description of the design and purpose of several test structures included in the forthcoming mask set is presented.

11417

Kamins, T.I. (Fairchild Camera and Instr. Corp., Res. and Dev. Lab., Palo Alto, CA)
DEFORMATION OCCURRING DURING THE DEPOSITION OF POLYERYSTALLINE-SILICON FILMS.
J. of the Electrochem. Soc. 121, no. 5, 681-84, May 1974

The deformation sometimes observed during the deposition of thick polycrystalline-silicon films for dielectrically isolated integrated circuits has been investigated. The degradation of films deposited by the decomposition of dichlorosilane, silane, or silicon tetrachloride in a hydrogen carrier gas has been observed to occur during the deposition rather than during the cooling cycle and to be more severe at lower deposition temperatures. This degradation has been related to the inclusion of trace quantities of gaseous contaminants, especially oxygen, in the structure of the film. The elimination of these contaminants from the deposition chamber allows the reproducible fabrication of high quality films.

是不是,我们是这个时间的是不是不是,我们是是是是是一个,我们也是是是一个,这是是是是一个,他们是是一个,我们也是是这一个,我们也是是这一个,我们也是是这一个的, 第二章

Robinson, A.T. and Bauer, L.O. (Hughes Res. Labs., Malibu, CA)
MANUFACTURING METHODS FOR ION IMPLANTATION. Interim Rept. no. 7, July 1-Sept. 30, 1971, 9 pp., Oct. 1971. AD 889 957L F33615-70-C-1238

This quarter marked the planned transfer of the Manufacturing Ion Implantation System from Malibu to Newport Beach. During the first portion of the quarter the System underwent extensive reliability testing. The test results indicated that with some modifications, the system reliability could be improved significantly. This rework involved principally the target chamber and the associated electronic monitoring and control equipment. The remainder of the quarter was spent in redesign and modifications of subsystems and existing hardware.

11419

Gates, H.P., Jr., Gourary, B.S., Deitchman, S.J. et al. (Inst. for Def. Analyses, Arlington, VA)
ELECTRONICS-X: A STUDY OF MILITARY ELECTRONICS WITH PARTICULAR REFERENCE TO COST AND RELIABILITY. VOL. I: EXECUTIVE CONSPECTUS. Rept. no. R-195, Final Rept., Feb.-Oct. 1973, 86 pp., Jan. 1974. AD 783 007. DAHC15-73-C-0200

This report identifies the current DOD and industrial policies, procedures, and practices in development, production, ari operational support that most significantly influence the cost and reliability of military electronics, and it recommends changes to reduce and control cost and to improve reliability. The report concentrates on five major, highimpact areas: (1) data processing software, digital system architecture, design evolution, configuration management, project management, data costs, cost estimating, collection and feedback. (2) requirements, (3) competition and management options, (4) reliability enhancement and (5) maintenance training. Numerous other areas are discussed, and detailed recommendations are made in each.

11421

Shields, M. (Signetics, Bipolar Memory Div., Sunnyvale, CA)
SIGNETICS PROM RELIABILITY. 9 pp.

Fusible Link Technology has been intensively investigated at Signetics over the last six years with Field Programmable Read Only Memories (PROMs) being offered for sale since late 1971. This experience has enabled Signetics to produce a series of "second generation" TTL Schottky and ECL PROM circuit fami-

lies, manufactured in a dedicated, high volume production area under strict process controls and to one basic process. Along with producbility, the emphasis on the product and process development programs involved in this new series has been:

- Reliability
- . Programming Yield
- . Device Performance

11423

Cotter, L.D. and Donaldsom, M.A. (Intelcom Rad Tech., San Diego, CA)
USE OF INTEGRATED CIRCUITS IN FUTURE
SATELLITES. Rept. no. AFWL-TR-74-94,
Final Rept. Mar.-June 1973, 60 pp., Mar.
1975. AD/5003 021L. F39601 72-C-0124

This report surveys the status of radiation hardening of integrated circuits and their use in satellites. Included also in this report is a discussion of several semiconductor device classes and their generic radiation responses.

11424

O'Kane, D.F. and Mittal, K.L. (IBM Corp., Gen. Prod. Div., San Jose, CA)
PLASMA CLEANING OF METAL SURFACES. J. of
Vacuum Sci. and Technol. 11, no. 3, 5679, May/June 1974

Mild plasma cleaning of metal surfaces was shown to be effective in removing organic contaminants. Auger electron spectroscopy and surface wettability measurements were used to evaluate the plasma cleaning procedure and to provide a comparison with conventional solvent cleaning methods.

THE RESERVE OF THE PERSON OF T

Frieser, R.G. (IBM Systems Prod. Div., East Fishkill Facility, Hopewell Junction, NY) CHARACTERIZATION OF THERMALLY GROWN SiO₂ SURFACES BY CONTACT ANGLE MEASURE-MENTS. J. of Electrochem. Soc. no. 121, no. 5, 669-72, May 1974

र्वे ते प्रमुख्यां के के प्रमुख्यां के प्रमुख्यां के के कार्य के कार्य के कार्य के कार्य के कार्य के कार्य के इसके के कार्य के किस के कि

This paper discusses recent advances in the study of solid surfaces by con-tact angle measurements which appeared promising in developing a technique to characterize different types of amorphous or polycrystalline metal and oxide surfaces. The extent to which contact angle measurements and spreading pressure values can be used to characterize various silica surfaces is explored. A practical scheme is offered using water and an organic solvent to characterize various silica surfaces in a simple and nondestructive manner.

11426

Shatzkes, M., Av-Ron, M. and Anderson, R.M. (IBM System Prod. Div., East Fish-kill, Hopewell Junction, NY)
ON THE NATURE OF CONDUCTION AND SWITCH-ING IN SiO₂. J. of Appl. Phys. 45, no. 5, 2065-77, May 1974

Results are presented concerning high conduction and switching in Al-Si02-Si sandwich structures. The high conduction state is filamentary and is governed mainly by the voltage across the sand-It is relatively insensitive to variations in device geometry. Periodic current oscillations are observed for certain combinations of series load resistance and applied voltage. Once the high-conduction state is achieved, it can be maintained at applied voltages below the one required to cause the transition but larger than a minimum voltage, which may be related to the minimum ionization energy in SiO2. Fluctuations are observed that depend on external circuit configuration, i.e., the load line, and on the ambient temperature. A physical model is presented in an attempt to provide a qualitative explanation of the origin of this form of characteristic. Local damage is evident whenever the high conduction state is seen (even with a single 50nsec pulse). Electron microscopic analysis of a damaged region is presented.

11427

Osburn, C.M. and Bassous, E. (IBM, Thomas J. Watson Res. Center, Yorktown Heights, NY)
IMPROVED DIELECTRIC RELIABILITY OF S102
FILMS WITH POLYCRYSTALLINE SILICON ELECTRODES. J. of the Electrochem. Soc. 122, no. 1, 89-92, Jan. 1975

Time dependent dielectric breakdown of SiO₂ films in MOS structures is shown to be strongly dependent on the electrode material used. Polycrystalline silicon electrodes give substantially longer times to failure than do aluminum electrodes. The improvement is 3-4 decades at 300°C; and, because of the larger activation energy for wearout with poly-Si (2.4 eV) compared to Al (1.4 eV), the relative advantage would be 8-16 decades at room temperature. Although time to breakdown is a strong function of SiO₂ thickness when the electrode is Al, it is nearly independent of thickness for structures having poly-Si electrodes.

11428

Baxter, G.K. and Brouillette, J.W. (GE, Electronics Lab., Syracuse, NY)
THERMAL RESISTANCE OF MICROELECTRONIC PACKAGES. Rept. no. R75ELS027, Tech. Info. Series, 70 pp., May 1975

This report summarizes the results of computer-aided analyses and of measurements performed in the laboratory during this contract. Infrared and electri-cal (temperature sensitive parameter) tests were performed on a series of thermal test packages containing a special thermal test chip; infrared tests were performed on commercial MIL-M-38510 packages containing the vendor's chip devices Infrared tests were also performed on two hybrid integrated circuit (HIC) packages and those results are included. Computer-aided simulations of the thermal test chip on various chip carriers (substrates) were performed to generate theoretical data for comparisons with the experimental test data. The comparisons and evaluation of test methods therefrom are discussed herein.

11429

Baxter, G.K. (GE, Electronics Lab., Syracuse, NY) A NEW RECOMMENDED METHOD 1012 (THERMAL CHARACTERISTICS) FOR MIL-STD-883. Rept. no. R75ELS026, Tech. Info. Series, 30 pp., May 1975

This new method specifies test procedures, measurement locations and descriptive notations for measuring and specifying junction peak temperature, junction average temperature and junction region temperature, chip carrier temperature, relative thermal time constants and relative thermal resistance values for microelectronic packages. These methods will enable a user to make direct comparisons between thermal data provided by different vendors; and moreover, the data provide a meaningful interface for integrating vendor's data into the thermal design of the user's electronic system.

Takahashi, M., Nishida, H., Kasai, T. et al. (Hitachi, Ltd., Kokubunji, Tokyo, Japan)
FABRICATION OF BUBBLE MEMORY CHIPS.
IEEE Trans. on Magnetics MAG-10, no. 4, 1067-71, Dec. 1974

In this paper, described in detail is photolithography for fabrication of permalloy T-bar circuits with emphasis on achieving pattern accuracy and uniformity. This includes investigations of accurate imaging of mask patterns on photoresists and development of permalloy chemical etchants that cause little undercutting. Also discussed are step coverage and pattern defects.

11432

Gunsagar, K.C., Guidry, M.R. and Amelio, G.F. (Fairchild CCD Res. and Dev. Lab., Palo Alto, CA)
A CCD LINE ADDRESSABLE RANDOM-ACCESS MEMORY (LARAM). IEEE J. of Solid-State Circuits SC-10, no. 5, 268-73, Oct. 1975. F33615-73-C-1044

A novel approach to charge-coupled device (CCD) memor; organization has been conceived and implemented in a 16 384-bit memory chip. It utilizes an isoplanar n-channel silicon gate MOS process in conjunction with self-aligned implanted barrier, buried channel CCD technology. The chip is organized in four parallel, identical sections of 32 independent lines with each line 128 bits long. The four sections are controlled in parallel. Any of the 32 lines (the same line in each of the four sections) can be randomly accessed; hence the name, line addressable randomaccess memory (LARAM). Each line can be brought to a halt at any of its 128 possible positions. Design features and test results of the memory are described.

11433

TEEE
13TH ANNUAL PROCEEDINGS, RELIABILITY
PHYSICS 1975. Sponsored by the IEEE
Electron Devices Group and the IEEE Reliability Group. Las Vegas, NV, 279
pp., Apr. 1-3, 1975. IEEE Cat. no.
75CH0931-6 PHY

Table of Contents
Insulated Gate Devices
Hybrids, Packaging and Assembly
Metallization and Glassivation
Bipolar Effects and Design for
Reliability
Microwave and Electro-Optic Devices
Tutorial Session: Hybrid Technology
Tutorial Session: Practical
Applications of Accelerated Testing

11434

Abbas, S.A. and Barile, C.A. (IBM System Prod. Div., East Fishkill, Hopewell Junction, NY)
P-CHANNEL REWRITABLE AVALANCHE INJECTION DEVICE (RAID) OPERATION AND DEGRADATION MECHANISMS. pp. 1-5. 13th Annual Proceedings, Reliability Physics 1975

To implement an electrically rewritable device for Read Mostly Memory applications, the structure or the FAMOS device is modified by incorporating an additional metal gate on top of the floating polysilicon gate and separated from it by a specially grown thermal oxide. Electrical erasure is accomplished by applying a positive voltage pulse to the metal gate. The "write" voltage has been lowered by using ion implantation. Reliability and charge retention are discussed and their impact on the design of the device is assessed. An empirical model for the conduction of oxide between the floating gate and the metal gate is developed and results are projected and compared with data obtained on the device.

11435

Dockerty, R.C. (IBM System Prod. Div., East Fishkill, Hopewell Junction, NY) DEGRADATION MECHANISMS IN REWRITABLE N-CHANNEL FAMOS DEVICES. pp. 6-9. 13th Annual Proceedings, Reliability Physics 1975

Electrically rewritable n-channel FAMOS devices were fabricated with a floating polycrystalline silicon gate and an Al control gate. The Al gate is used to control injection of holes or electrons from the avalanching drain diffusion onto the floating gate. Charge retention by the floating gate and device degradation due to multiple write/erase cycling is discussed.

kindan protesti ja ja salanjan pipelika paramanan in taga paramanan kan manan protesti ja salan paraman protesti ja salan paraman paraman

ity Physics 1975

Yang, D.Y., Johnson, W.C. and Lampert, M.A. (Princeton U., Dept. of Elec. Eng., Princeton, NJ)
A STUDY OF THE DIELECTRIC BREAKDOWN OF THERMALLY GROWN SiO₂ BY THE SELF-QUENCHING TECHNIQUE. pp. 10-14. F19628-72-C-0298. 13th Annual Proceedings, Reliabil-

The dielectric breakdown of Si02 films thermally grown on (100) silicon substrates was studied by the selfquenching technique, using thin aluminum field plates. The breakdown regions show distinct differences among the four possible combinations of substrate type and polarity of applied voltage. With p-type substrate and positive field-plate polarity, an anisotropy is observed which reflects the crystallographic structure of the substrate. A pre-breakdown instability, which is enhanced at lowered temperatures, is ascribed to hole-electron pair production in the oxide followed by hole trapping at or near the negative electrode.

11437

Grunthaner, F.J. and Maserjian, J. (JPL Calif. Inst. of Technol., Pasadena, CA) SODIUM IONS AT DEFECT SITES AT Si02/Si INTERFACES AS DETERMINED BY X-RAY PHOTO-ELECTRON SPECTROSCOPY. pp. 15-25. 13th Annual Proceedings, Reliability Physics 1975

X-ray photoelectron spectroscopy (XPS) is described in its application as a probe for studying defects such as sodium in SiO₂ films. A general description is given of key experimental methods in XPS. New techniques are described for applying and monitoring a fixed bias at the surface of the oxide during the XPS measurement. In the deliberately Na-doped samples, five spectral peaks are distinctly observed and related to different defect states at the vacuum/SiO₂ and SiO₂/Ai interfaces. An attempt is made to correlate the observations with previously reported models.

11438

Maserjian, J., Kaw, R. and Collier, J. (JPL, Calif. Inst. of Technol., Pasadena, CA)
TUNNEL INJECTION INTO GATE OXIDE TRAPS. pp. 26-33. 13th Annual Proceedings, Reliability Physics 1975

An experimental method is described for measuring the density of oxide traps in the gate oxide of an MOS transistor as a function of energy and position near the silicon interface. Measurements are obtained from different oxide growth processes and after Co⁶⁰ irradiation. The results are related to long-term drift of threshold voltage.

11439

THE REPORT OF THE PERSON OF TH

Lee, S.N. and Kjar, R.A. (Rockwell Internatl. Corp., Anaheim, CA) SOS ISLAND EDGE PROFILES FOLLOWING OXI-DATION. pp. 34-37. 13th Annual Proceedings, Reliability Physics 1975

A study of silicon and oxide profiles at the edges of silicon islands etched in silicon-on-sapphire (SOS) has shown that, following thermal oxidation of the silicon, a "V"-shaped groove forms between the silicon dioxide grown on the island edge and the sapphire substrate. This groove can cause etching and metal coverage anomalies at the island edges resulting in poor circuit yield and reliability.

11440

Libove, C. (Syracuse U., Syracuse, NY) RECTANGULAR FLAT-PACK LIDS UNDER EXTER-NAL PRESSURE: FORMULAS FOR SCREENING AND DESIGN. pp. 38-47. 13th Annual Proceedings, Reliability Physics 1975

Formulas are presented for the maximum tensile stresses in the lid seal and the maximum lid deflections of a rectangular flat-pack under external pressure. These formulas can facilitate (a) the proper design of the package so that it will retain its hermeticity under a given screening pressure and (b) the selection of a proper pressure to use in the hermeticity screening of an already designed package. Information is also given on the approximate equivalence of external pressure and centrifuge acceleration in regard to the seal stresses and lid deflections of a rectangular flat-pack.

Meyer, D.E. (Tex. Instr., Dallas, TX) MINIATURE MOISTURE SENSORS FOR IN-PACK-AGE USE BY THE MICROELECTRONICS INDUS-TRY. pp. 48-52. F30602-74-C-0203. 13th Annual Proceedings, Reliability Physics 1975

This work entails developing an inpackage moisture sensor which was begun not because the technique of mass spectrometry was lacking, but because analysis by mass spectrometry is costly, time consuming and destructive. As a result even though it has been proven that moisture does significantly contribute to failure, we do not yet know what are unacceptable levels of moisture in a package. It is the purpose of this communication to report on work accomplished, draw attention to difficulties and technical problems, give specific examples of how sensors have been used and to suggest what the future may hold for small and sensitive moisture sensors in the microelectronics industry.

11442

Hanley, L.D. and Martin, J.H. (Charles Stark Draper Labs., Inc., Cambridge, MA) A TEST OF PARYLENE AS A PROTECTIVE SYSTEM FOR MICROCIRCUITRY. pp. 53-57. F04701-74-C-0343. 13th Annual Proceedings, Reliability Physics 1975

The principal objective of the test program reported in this paper was to determine whether it is at all reasonable to use parylene as a protective system for microcircuits in place of a hermetic seal in high reliability equipment. A radiation-hardened circuit containing nichrome resistors was selected as a test specimen because of its considerable sensitivity to humidity failure. The circuits were operated in a ring-counter configuration during humidity tests. Non-parylened units both with and without lids were also tested as controls, and other parylene-ccated units were kept in a dessicator.

11443

Pitch, W.T. (Motorola Inc., SPD, Phoenix, AZ)
THE DEGRADATION OF BONDING WIRES AND SEALING GLASSES WITH EXTENDED THERMAL CYCLING. pp. 58-69. F30602-72-C-0251. 13th Annual Proceedings, Reliability Physics 1975

This program was undertaken to study the degradation of wire bond strength in ceramic and metal flat packages and dual in-line packages when subjected to 1020 Method 1010C (-65/+150°C) temperature cycles or 1020 Method 1011C (-65/+150°C) thermal shock cycles. The second part studies the degradation of ceramic dual in-line package seal strength when

subjected to 1005 Method 1011A (0-100°C) thermal shock cycles.

11444

Jellison, J.L. (Sandia Labs., Altequerque, NM) SUSCEPTIBILITY OF MICROWELDS IN HYBRID MICROCIRCUITS TO CORROSION DEGRADATION. pp. 70-79. 13th Annual Proceedings, Reliability Physics 1975

The study included three areas of investigation. First, characterization of broken aluminum-silver microwelds which lead to the tentative conclusion that the bond degradation could be due to corrosion. Next, extensive environmental tests were conducted which confirmed that aluminum-silver bonds are highly susceptible to corrosion. Finally, the analysis of silver-frit capacitor termination surfaces identified contaminates that accelerated corrosion of aluminum-silver bonds. In addition to the principal study of aluminum-silver bonds, additional environmental tests were conducted to evaluate the susceptibility of other dissimilar metal bond pairs to corresion.

11446

Shumka, A. and Piety, R.R. (JPL, Calif. Inst. of Technol., Pasadena, CA) MIGRATED-GOLD RESISTIVE SHORTS IN MICRO-CIRCUITS. pp. 93-98. 13th Annual Proceedings, Reliability Physics 1975

The investigations on the migrated-gold resistive shorts (MGRS) in microcircuits using a multilayer TiW-Au-TiW metallization system are reported here. The purpose of the paper is to describe the characteristics of this new failure mode, identify the failure mechanisms, present a failure model for the MGRS and identify the most probable cause of the problem. Finally, three possible techniques for screening potential MGRS problems will be presented.

Grunthaner, F.J., Griswold, T.W. and Glendening, P.J. (JPL, Calif. Inst. of Technol., Pasadena, CA) MIGRATORY GOLD RESISTIVE SHORTS: CHEMI-CAL ASPECTS OF A FAILURE MECHANISM. pp 99-106. 13th Annual Proceedings, Reliability Physics 1975

In this paper, we propose a model for MGRS failure mode. The chemistry of the system will be reviewed. More detailed considerations of dendritic growth from electrochemical and electrostatic perspectives will be given. Results of experiments directed to model these concepts will be presented. These will be followed by a discussion of the application of these results and concepts to the present case. Particular emphasis will be placed on the question of a threshold water concentration for MGRS failure. Finally, several possible corrective actions will be suggested.

11448

Agarwala, B.N. (IBM, Poughkeepsie, NY) ELECTROMIGRATION FAILURE IN AU THIN-FILM CONDUCTORS. pp. 107-12. 13th Annual Proceedings, Reliability Physics 1975

The present study is aimed at identifying the dominant atom transport mode and determining the primary damage mechanism in Au films. Studies are carried out to determine the dependence of lifetime on current density, stripe temperature, degree of surface coverage, and type of coating element. The possible sources of atom flux divergences are recertained from direct observations of the damage.

11449

Macpherson, A.C., Weisenberger, W.H., Day, H.M. et al. (U.S. Navy, Nav. Res. Lab., Washington, D.C.) EFFECTS OF FAST TEMPERATURE CYCLING ON ALUMINUM AND GOLD METAL SYSTEMS. pp. 113-20. 13th Annual Proceedings, Reliability Physics 1975

Microwave power transistors used in radar systems are pulsed at kilo-cycle rates during operation and typically undergo from 108 to 1012 cycles during lifetime. The power dissipated in these devices is sufficient to cause a large temperature swing during each pulse. In this paper emphasis is placed on metal failures which result from temperature cycling as distinguished from such effects as electromigration or metal-to-metal, metal-to-oxide and metal-to-silicon chemical interactions which arise from long time high temperatures and which show up on conventional accelerated life tests.

Berger, R.G. and Gregoritsch, A.J. (IBM, Essex Junction, VT)
INDUCED PASSIVATION DEFECT STUDY. pp. 121-27. 13th Annual Proceedings, Reliability Physics 1975

An n-channel FET memory array chip whose quartz passivation layer is purposely disrupted in specific nonrandom locations is used to study the propensity of these induced defects to fail due to localized inversion of the silicon surface stemming from positive ions contained within the defect which are residual from processing. Two distinct sizes of induced defects are considered; three and seven micron diameters; 800 of the larger size and 100 of the smaller. Data obtained from these temperature/ voltage accelerated stresses is presented which shows time-to-fail is related to the ionic (mostly sodium) levels contained within the defects. It is also concluded that the experimental failures are of a classical inversion related nature.

11451

Bart, J.J. (U.S. Air Force, RADC, Reliability Phys. Sect., Griffiss AFB, NY) ANALYSIS OF DEPOSITED GLASS LAYER DEFECTS. pp. 128-35. 13th Annual Proceedings, Reliability Physics 1975

The intent of the paper is to review the types of defects which limit the chemical protection properties of glass layers. The studies were performed on single layer metallized bipolar and CMOS devices submitted for failure analysis or physical characterization at RADC, Griffiss AFB. The remainder of this paper will describe the nature and source of the glass layer defects. The inter-relation of such factors as package type, glass deposition method, interconnect metallization layer type and device stress conditions will be examined. The reliability hazards associated with these defects will be discussed along with suggested improvements in device specification and testing.

AND DESCRIPTION OF THE PROPERTY OF THE PROPERT

Mohsen, A.M., Retajczyk, T.F., Jr. and Haszko, S.E. (Bell Labs., Murray Hill, NJ)
FAILURE MECHANISM OF METAL-POLYSILICON-DOPED SILICON BUTTING CONTACTS. pp. 136-41. 13th Annual Proceedings, Reliability Physics 1975

The metal-polysilicon-doped silicon butting contact is presently widely used in MOS silicon gate integrated circuits because it occupies minimum area on the chip and does not require additional photolithography. A possible failure mechanism of this contact with selfaligned, ion-implanted sources and drains has been observed. Recent data obtained on processes used to fabricate two-phase, two-level polysilicon CCDs are presented. Results show that oxide etching under the edges of the polysilicon gate during contact window definition can lead to excessive leakage due to metal-tosubstrate shorts at the metal-polysilicon-doped silicon butting contact.

11453

Scoggan, G.A. and Peressini, P.P. (IBM System Prod. Div., East Fishkill, Hopewell Junction, NY) and Agarwala, B.N. (IBM System Prod. Div., Poughkeepsie, NY) and Brouillard, A. (IBM World Trade Corp., Corbeil Essonnes, Fr.) WIDTH DEPENDENCE OF ELECTROMIGRATION LIFE IN Al-Cu, Al-Cu-Si, AND Ag CONDUCTORS. pp. 151-58. 13th Annual Proceedings, Reliability Physics 1975

Electromigration-induced failures observed in thin-film conductors can strongly influence device reliability. With the current demand for higher packing densities in integrated circuits the effect of width on stripe reliability has become a subject of some importance. Previous studies have shown that the life-time of Al conductors decreases when stripe width is reduced. However, no data are available on the variation of lognormal standard deviation o with stripe width. The objective of the present work was to determine the dependence of the median lifetime t50 and of σ on the conductor width.

11454

Philbrick, J.W. (IBM System Prod. Div., East Fishkill, Hopewell Junction, NY) and DiStefano, T.H. (IBM T.J. Watson Res. Center, Yorktown Heights, NY) SCANNED SURFACE PHOTOVOLTAGE DETECTION OF DEFECTS IN SILICON WAFERS. pp. 159-67. F19623-74-C-0077. 13th Annual Proceedings, Reliability Physics 1975

A scanned surface photovoltage (SSP) method is capable of detecting a wide variety of defects in a silicon surface.

This method can be used to scan a large area of the silicon surface, which is coupled by a surface channel to a small remote electrode. The resolution obtained, about 2 m, is explained theoretically in this paper for the case of a differentiated photovoltage signal and a small (0.8 µm diameter) light beam from an optimized optical system. SSP images of a variety of defects, both naturally occurring and induced, were obtained along with images produced by other methods for comparison.

11455

Donnelly, T.M. and Powell, W.W. (Mughes Aircraft Co., Culver City, CA) and Dobson, J. (U.S. Air Force, RADC, Solid State Appl. Sect., Griffiss AFB, NY) and Devaney, J. (Hi-Rel Labs., San Marino, CA) EFFECTS OF PROGRAMMING VARIATIONS ON NICHROME LINK PROMS. pp. 168-73. F30602-74-C-0156. 13th Annual Proceedings, Reliability Physics 1975

Devices from two separate PROM manufacturers utilizing nichrome technology were subjected to variations in programming pulses to determine effects on the fusible links. After programming, devices were chemically etched and a Scanning Electron Microscope (SEM) analysis was donducted on the selectively programmed fuses. A rectahgular pulse corresponding to the vendors programming specification was used to program the fuses. However, during programming the pulse amplitude was adjusted to simulate the effect of variations in energy levels delivered by the on-chip addressing circuitry to the fusible links. The amplitudes were adjusted to extend the time required for fusing to a range of 100 s to several seconds. Under SEM examination, the appearance of the fused time during programming. A description of experiments performed, along with SEM photographs are presented.

在一个时间,我们是一个时间,我们是一个时间,我们是一个时间,我们是一个时间,我们们是一个时间,我们们是一个时间,我们们是一个时间,我们们的时间,我们们的时间,他们

Ebel, G.H. (Singer Corp., Wayne, NJ) TUTORIAL SESSION ON HYBRID TECHNOLOGY-INTRODUCTION. pp. 221-23. 13th Annual Proceedings, Reliability Physics 1975

Analysis shows that hybrids have a potential reliability improvement of 7 to 1 over discrete parts. Because of the complex nature of hybrid technology, the increased reliability can only be achieved by using proper controls. Although this is true for most components, the multi-discipline technology used to fabricate today's hybrids make the control problem both more difficult and nacessary. The multitude of processes available to hybrid makers tends to result in new problems and some unique "fixes" to these problems. Some examples of these problems are discussed.

11457

Redemske, R.F. (Teledyne Microelectronics, Los Angeles, CA)
MULTILEVEL SUBSTRATE TECHNOLOGY AND
EPOXY COMPONENT ATTACH FOR HYBRID FABRICATION. pp. 224-29. 13th Annual
Proceedings, Reliability Physics 1975

The interest in multilevel substrate technology arises from the fact that hybrid complexity and hybrid packaging density has been increasing for a number of years. As time goes on, integrated circuit dice have more and more connection pads as the industry moves toward MSI and LSI silicon technology. The result is that there is no practical way in a single layer structure of approaching the dice with the substrate stripes to obtain reasonable length wire bonds from the die pads to the substrate. This discussion relates to epoxy component attach for hybrids. tal attach systems for large ceramic capacitors, under the impetus of thermal cycling and thermal shock, has produced microcracks in either a glazed substrate structure or in the ceramic of the capacitors itself. Analysis indicated this to be due to the fact that the temperature coefficient of expansion of the ceramic in the capacitor is different from that of the aluminum oxide substrate. It was found that the use of epoxy offered a practical solution. Epoxies display plastic deformation sufficient to accomodate the temperature coefficient difference and prevent the strains involved from becoming stresses.

11458

Lane, C.H. (U.S. Air Force, RADC, Griffiss AFB, NY)
PACKAGES AND FILM RESISTORS FOR HYBRID MICROCIRCUITS. pp. 230-41. 13th Annual Proceedings, Reliability Physics 1975

A review of resistor systems, and the processes used to deposit and delineate them, is given. Effects of mecianical, thermal, chemical and electrical stresses are discussed as they relate to accuracy and stability. Failure mechanisms are reviewed. Trimming techniques are explored and design limits for the various systems discussed. Parameters of interest such as frequency response, temperature coefficient, voltage coefficient and noise are compared for the various systems. Finally, quality control and screening techniques are discussed as they relate failure mechanisms and package quality and reliability control.

11459

Bertin, A.P. and Terwilliger, T.W. (GE, Aircraft Equip. Div., Utica, NY) REPAIRS TO COMPLEX HYBRID CIRCUITS - THEIR EFFECT ON RELIABILITY. pp. 242-47. 13th Annual Proceedings, Reliability Physics 1975

Repairs properly made to hybrid circuits are dependable and do not cause a reduction in the overall reliability of the hybrid circuit. Repairing of technically complex hybrid circuits is a cost effective method and must be allowed to meet the systems cost effectiveness requirements of today's military systems. Repairs of hybrid circuits can be made both during processing, before seal while in the final package, and after seal. It is necessary to have specific repair rules, visual criteria, and overall controls in place to evaluate the repair. Constant monitoring of the screening results and repair processes is mandatory.

Murphy, C. (Rockwell Internat1., Downey, CA)
HYBRID TECHNOLOGY LOOSE PARTICLES AND COATING MATERIALS. pp. 248-52. 13th Annual Proceedings, Reliability Physics 1975

Any discussion concerning particles in hybrids usually comes soon to the question of whether or not particles are Conversation with a really a problem .id users has led to wide spectrum . the conclusion a . problems associated with particles are a function of the sensitivity each user perceives to exist for his particulur application and program requirements. It is interesting to note, however, that almost all users state that even limited tests indicate that a percentage of all hybrids seems to exhibit the presence of particles. Previous studies of particle behavior clearly indicate that if particles occur, they can easily become mobile within the enclosure of microelectronic packages. The question that each hybrid user must answer for his particular application and environments is, "Am I really concurned that there will be particles in some of my hybrids?" If the answer is "no" the designer may happily concern himself with other quality aspects of his system; if the answer is "yes", the designer finds himself in the growing ranks of persons trying to do something about particles.

11461

Peck, D.S. (Bell Telephone Labs., Inc., Allentown, PA)
PRACTICAL APPLICATIONS OF ACCELERATED
TESTING-INTRODUCTION. pp. 753-54. 13th
Annual Proceedings, Reliability Physics
1975

The purpose of this tutorial session is to review some of the practical applications of accelerated testing, or testing at accelerated stress levels, with which at least some organizations have had experience in recent times. Those who still have doubts regarding the efficacy or the safety of these test conditions might benefit from hearing the experience of some of those who are using them, and it is the purpose of this session to hear some of these experiences and to provide a medium for discussing their applicability to other people's problems.

11462

Brodeur, J.E. (Fairchild Semiconductor, Mountain View, CA) PROCESS CONTROL BY MEANS OF ACCELERATED TESTING. pp. 255-56. 12th Annual Proceedings, Reliability Physics 1975

High temperature operating life test gives quick feedback on the processes

used in fabrication of semiconductor wafers. The relatively high failure rate of the (so-called) freaks is quickly demonstrated in such a test and can indicate a marginal or out of control process. This method of process control concentrates on the initial fallout as a means of determining the reliability of final products. Greater than 150°C stress temperatures should not be applied to plastic encapsulated devices. Since most epoxies have glass transition temperatures in the range of 150°C to 180°C permanent damage to the package could result.

11463

Lycoudes, N. (Motorola Semiconductor Div., Bipolar I/C Reliability Eng., Phoenix, AZ) PRACTICAL USES OF ACCELERATED TESTING AT MOTOROLA. pp. 257-59. 13th Annual Proceedings, Reliability Physics 1975

The value of accelerated tests lies in their ability to create in a short period of time the same failure modes that would take much longer to occur under normal use conditions. At Motorola, accelerated testing is used extensively for evaluation of new products, process and material changes, long-term failure rate prediction and reliability line audits. This workshop presentation will examine three such tests: Temperature Humidity Bias; Pressure Temperature Humidity Bias; High Temperature Operating Life Test, and how they are used to provide timely solutions to everyday problems.

也是是大量的,我们是是是一个人,我们是是一个人,我们是一个人,

11464

Stitch, M. (McDonnell Douglas Astronautics Co., East, St. Louis, MO)
HIGH TEMPERATURE OPERATING TESTS (HTOT).
A CONTROL FOR CONTAMINATED MICROCIRCUIT
PROCESSES. pp. 260-62. 13th Annual
Proceedings, Reliability Physics 1975

This paper addresses the application of HTOT burn-in as a microcircuit user's end-process test for process cleanliness. If the "freak" population can be economically eliminated, then we can obtain reliable, long life microcircuits. HTOT (200°C to 300°C) burn-in offers a viable, cost effective, method for controlling the number of contaminated device escapees. HTOT burn-in with the associated time-temperature-voltage relationships accelerates the demise of the "freak" population parts, while only using a negligible portion of the "main" population available life.

VanVonno, N.W. arris Semiconductor, Melbourne, FL)
DETERMINATION OI JSEFUL LIFE OF TWO-LAYER METAL/IZATION SISTEMS VIA ACCELERATED STRESSING. pp. 263-65. 13th Annual Proceedings, Reliability Physics 1975

Accelerated testing was utilized as a means of rapidly determining the reliability, under usage conditions, of a two-level aluminum me+allization - Si02 structure with level-to-level via contacts. During step-stressing, two-level metallization test vehicles passivated with eposited SiO2 layer showed greater immunity from electromigration than unpassivated structures. Further, the 0.25-mil via contacts failed sooner during constant accelerated stress testing than the 0.50-mil via contacts. The data presented here deal specifically with the outcome of accelerated testing of passivated and unpassivated via contacts. Based on these test results from 0.25-mil and 0.50-mil via contacts. the 0.50-mil via contact (fully passivated) was adopted as a design rule.

11466

Altman, L.
SPECIAL REPORT: C-MOS ENLARGES ITS
TERRITORY. Electronics 48, no. 10,
77-88, May 15, 1975

Improved standard circuits have strengthened C-MOS's grip on process-control applications; greater chip complexity is opening up new jobs in communications, instruments, and computers.

1146.

THE PARTY OF THE P

Chauhan, A.S. and Maheshwari, L.K. Birla Inst. of Technol. & Sci. Dept. of Elec. & Electronics Eng. Pilani, Rajasthan, India)
X-RAY RADIATION EFFECTS ON SEMICONDUCTOR DEVICES. Indian J. of Pure & Appl. Phys. 13, no. 4, 226-28, Apr. 1975

The results of an experimental study of X-ray radiations on semiconductor devices, including junction diodes, transistors, and integrated circuits, are presented. It is shown that the storage time (ts) in passivated diodes increases in the prisence of radiations. The collector to emitter saturation voltage VCE(sat), initially increases and then becomes constant. The output drive current capability of integrated circuit logic gates is decreased in the presence of the radiations. It is suggested that the channel formation which takes place in device behaviour.

11468

Hewlett, F.W., Jr. (Bell Labs, Allentown, PA)

SCHOTTKY I 2 L. IEEE J. of Solid-State Circuits SC-10, no. 5, 343-48, Oct. 1975

Schottky I 2 L uses the principles of integrated injection logic (I 2 L/MTL) and the properties of ion implantation to obtain improved performance at the same densities as conventional I2L. Schottky diodes are formed in the multicollectors of the switching transistor and reduce the signal swing, thus improving the power delay efficiency. increase in the intrinsic speed limit is also feasible. The Schottky I2L structure and characteristics are described and contrasted with conventional I²L. A model which is useful for its design is discussed. Integrated test structures which provide direct comparison between conventional and Schottky 12L performance have been fabricated. The experimental results demonstrate a factor of 2 improvement in power de-lay efficiency of Schottky I²L over conventional I²L.

11469

Rosenbaum, S.D. ard Caves, J.T. (Bell-Northern Res., Ottawa, Ontario, Can.) 6192-BIT BLOCK ADDRESSABLE CCD MEMORY. TEEE J. of Solid-State Circuits SC-10, nc. 5, 273-90, Oct. 1975

Design data and experimental characteristics are given on an 8192-bit nchannel charge coupled memory device, intended for applications requiring shorcer latency than ordinary MOS shift registers or fixed-head disks and at potentially lower cost than either MOS shift registers or random-access memories. This was achieved by dividing the array into 32 memory blocks of 256 bits each, with addressable, random access to any block, permitting average latency of approximately 100 us. A two level overlapping polysilicon gate process was used, with conservative design tolerances. Power dissipation onchip plus capacitive drive power during data access at 1 MHz is approximately 250 mW, and less than 5 mW during standby at 20 kHz with data retention.

न्त्रसारम् सम्भानका वस्तु राज्यका

Nichola3, K.H., Ford, R.A. and Daniel, P.J. (Mullard Res. Labs., Redhill, Surrey, Engl.)
REDUCED GAIN OF ION-IMPLANTED TRANSISTORS. Appl. Phys. Letters 26, no. 6, 320-22, Mar. 15, 1975

Ion implantation is increasingly being used as a deposition technique because of the good uniformity and reproducibility that can be obtained with it. In this letter it is reported that lower gains of bipolar transistors can result from this use of implantation rather than diffusion for depositions. The degradation of gain is shown to be a lifetime effect associated with crystal damage. A technique for avoiding the degradation is described.

11471

Steiff, L.H.
L5 PHYSICAL DESIGN PUTS IT ALL TOGETHER.
Bell Labs. Record 51, no. 10, 324-31,
Nov. 1973

From the largest equipment bay to the controlled quantity of solder that positions the smallest chip component on an amplifier substrate, physical design transforms the L5 electrical design into an operating system. The result -- a tough, durable, reliable system.

11472

Boyle, G.R. and Paderson, D.O. (U. of Calif., Dept. of Elec. Eng. and Computer Sci., Electronics Res. Lab., Berkeley, CA) and Cohn, B.M. (Intel Corp., Santa Clara, CA) and Solomon, J.E. (Natl. Semiconductor Corp., Santa Clara, CA)

MACROMODELING OF INTEGRATED CIRCUIT OPERATIONAL AMPLIFIER. IEEE J. of Solid-State Circuits SC-9. no. 6, 353-64, Dec. 1974. F44620-71-C-0087. NSF Grant GK-17931. 1974 International Solid-State Circuits Conference. Philadelphia, PA, Feb. 1974

A macromodel has been developed for integrated circuit (IC) op amps which provides an excellent pin-for-pin representation. The macromodel is a factor of more than six times less complex than the original circuit, and provides simulated circuit responses that have run times which are an order of magnitude faster and less costly in comparison to modeling the op amp at the electronic device level. In addition, the performance of the macromodel in linear and non-linear systems is presented. For comparison, the simulated circuit performance when modeling at the device level is also demonstrated.

11473

Wen, D.D. (Fairchild Res. and Dev. Lab., Palo Alto, CA)
DESIGN AND OPERATION OF A FLOATING GATE AMPLIFIER. IEEE J. of Solid-State Circuits SC-9, no. 6, 410-14, Dec. 1974.
N00014-72-C-0344

A unique amplifier configuration is examined that fully exploits the intrin-sically high signal-to-noise performance of charge-coupled devices (CCD's). this amplifier, the signal charge is detected with a conducting "floating gate" embedded in the oxide between a bias electrode and the silicon substrate The change of voltage on the floating gate produced by the signal charge in the CCD channel is then used to modulate the current flow in a metal-oxide-semiconductor (MOS) transistor. The signal charge remains isolated and can be moved downstream in the CCD channel; thus, it can be detected again by other similar structures. Computer analysis, test structure design, and experimental results of a floating gate amplifier (FGA) are presented.

11475

Sutherland, P.G., Ahlport, B.T. and De-Martino, V. (Northrop Corp., Electronics Div., Palos Verdes Peninsula, CA) BOND IMPROVEMENT PROGRAM FOR HARRY DIA-MOND LABORATORIES. Rept. no. NORT 73-309A, Rept. no. HDL-TR-127-1, Final Tech. Rept., AD 782 886. DAAG 39-73-C-0127

The major effort in this contract established process controls, monitoring techniques and production screening techniques for BLH die attach and beam bond processes. Discrete resistor substrate materials and epoxies for component mounting were evaluated for BLH processing compatibility and radiation hardening. Component mounting techniques were improved to obtain repeatable, void free component attachment for LSI devices. Nickel beam bond strength is established as 3 to 5 times greater than conventional flying wire. Repeatable results are achieved with the use of process controls such as bond monitoring, bond schedule optimization material parameter control, thermal-mechanical screening and 100% nondestructive beam bond pull testing.

Johnson, G.M. (McDonnell Douglas Corp. McDonnell Douglas Astronautics Co. - East, St. Louis, MO)
EVALUATION OF HIGH TEMPERATURE (743°K - 573°K) ACCELERATED LIFE TEST TECHNIQUES AS EFFECTIVE MICROCIRCUIT SCREENING METHODS. Rept. no. MDC-El208, Final Rept., July 1973-Dec. 1974, 71 pp., Jan. 24, 1975. NAS5-22233

The application of high temperature accelerated test techniques was shown to be an effective method of microcircuit defect screening. Comprehensive microcircuit evaluations and a series of high temperature (473°K to 573°K) life tests demonstrated that a freak or early failure population of surface contamin nated devices could be completely screened in thirty two hours of test at ambi-ent temperatures above 473°K. Equivalent screening at 398°K, as prescribed by current Military and NASA specifications, would have required in excess of 1500 hours of test. All testing was accomplished with a Texas Instruments 54L10, low power triple-3 input NAND gate manufactured with a Titanium Tungsten (TI-W, Gold (Au) metallization

11477

Card, H.C. (U. of Manchester Inst. of Sci. and Technol., Manchester, Engl.) FACTORS AFFECTING AVALANCHE INJECTION INTO INSULATING LAYERS FROM A SEMIGON-DUCTOR SURFACE. Solid-State Electronics 17, no. 5, 501-2, May 1974

It is possible to produce an electron avalanche in the space-charge region formed at the surface of a semiconductor by a perpendicular electric field. In particular, a silicon surface region can be biased into avalanche breakdown by the application of a large a.c. signal provided the doping concentration is \$1018 cm-3. Hot carriers from the avalanche plasma normal to the surface can then be injected into the conduction or valence bands of an adjacent SiO₂ layer, giving rise to unidirectional currents and trapping.

11478

Berenbaum, L. (IBM)
COATING NARROW RESISTIVE LINES TO INCREASE ELECTROMIGRATION RESISTANCE. IBM
Tech. Disclosure Bull. 17, no. 11, Apr.
1973

A typical cross section of an in-process wafer, wherein a well-known photo-resist lift-off technique is utilized to produce thin resistive lines or stripes which are coated with suitable coating materials, is shown, such as CR, Ti and Ni, to reduce electromigration. With

the lift-off process, a photoresist layer is spun onto a wafer, exposed by an electron beam, and developed so that shallow trenches exist. The conductive material is then deposited in the trenches, a coating material is applied and the photoresist is subsequently removed to expose the coated stripes.

11479

Schick, J.D. (IBM) ELECTRICAL CONTACT THROUGH AN SiO₂ OVER-LAY BY ULTRASONIC PROBE. IBM Tech. Disclosure Bull. <u>17</u>, no. 11, Apr. 1975

Failure analysis of semiconductors having SiO₂ overlays cannot be completely performed, without electrical probing of aluminum lines under the overlay. This technique allows such probing and also aluminum line isolation.

11489

Anolick, E.S. (IBM)
AUTOMATIC DIELECTRIC QUALITY EVALUATING
SYSTEM. IBM Tech. Disclosure Bull. 17,
no. 10, Mar. 1975

An automatic dielectric quality evaluating system is shown. Kerf devices, such as simple capacitors for thick oxides or gate chains for field-effect transistor products, are incorporated into product wafers. The wafers are then brought singly to a probe station and heated to 200 to 250°C. The probe station could handle 50 capacitors simultaneously to save time per wafer.

11481

Ti, L.B. and Shang, D.C.T. (IBM) ENVIRONMENTAL FILTER. IBM Tech. Disclosure Bull. 17, no. 9, Feb. 1975

Environmental filter uses electrostatic and chemical neutralization techniques to remove contaminants and pollutants from the air flow system associated with a semiconductor wafer processing line.

11482

Ho, I.T. Ku, S.M., Maley, G.A. et al. (IBM)
PROGRAMMABLE MEMORY CIRCUITS. IBM Tech. Disclosure Bull. 17, no. 11, Apr. 1975

Circuits are described utilizing integrated circuit resistors having values tailored by ion implantation. Each resistors is formed to have a specific value. Then, by ion implantation, the value of the resistor is raised, by as much as 20t. The use of increased current through the resistor sequentially returns it to its original value, thereby, enabling programming.

Management of the Parish of th

Hsieh, C.M. (IBM) CONTACT HOLE OPENING FOR FABRICATING A SCHOTTKY BARRIER DIODE. IBM Tech. Disclosure Bull. 17, no. 11, Apr. 1975

West of the Company of the contract of

This process eliminates a severe metal discontinuity problem which exists at the contact hole step of a Schottky barrier diode.

11484

Blech, I.A. (Technion-Israel Inst. of Technol., Haifa, Israel) and Rosenberg, R. (IBM Systems Prod. Div., East Fish-kill, Hopewell Junction, NY) ON THE DIRECTION OF ELECTROMIGRATION IN GOLD THIN FILMS. J. of Appl. Phys. 46, no. 2, 579-83, Feb. 1975

The motion of gold atoms during electromigration in thin films is shown to be in the direction of the electron flow i.e. from cathode to anode. This is contrary to other observations reported in the literature in which holes are seen in the anode regions. In the present work, holes at the anode were produced by transient annealing effects of non-equilibrium grain structures and not by reversal of the direction of the electromigration. Holes can be regularly produced in either anode or cathode regions depending upon test conditions, preannealing, and heat sinking.

11485

Kasprzak, L.A. (IBM System Prod. Div. East Fishkill Facility, Hopewell Junction, NY)
HIGH RESOLUTION SYSTEM FOR PROTORESPONSE MAPPING OF SEMICONDUCTOR DEVICES. Rev. Sci.Instrum. 46, no. 3, 257-62, Mar. 1975

A system has been built which employs a cw 6328 Å laser beam to excite the photoresponse of a semiconductor levice. The excitation is achieved by for using the laser beam to a lu spot on the surface of the device under investigation. Heretofore 5-10 resolution has been reported in the literature. Further, the optical path of the system is such that the device surface and spot are simultaneously in focus. A Pockel's cell is used to amplitude modulate the laser beam intensity. The result is a photoresponse at the characteristic amplitude modulation frequency of the Pockel's cell. A lock in amplifier, with a reference input at the characteristic amplitude modulation frequency, is used to amplify the photorusponse to the desired level. The result is a versatile, high-resolution system for the study of lightsensitive devices and phenomena. Programmed area scans have given qualitative and quantitative information about semiconductor diode and transistor junction properties near the semiconductor surface.

11486

Breed, D.J. (Philips Res. Lab., Eindhoven, Neth.)
NON-IONIC ROOM TEMPERATURE INSTABILITIES
IN MOS DEVICES. Solid-State Electronics
17, no. 12, 1229-43, Dec. 1974

Recently it has been pointed out that considerable instabilities can occur in MOS devices under negative voltage bias at room temperature. These instabilities are observed by applying at room temper-ature a voltage to the gate of an MOS device, cooling under this voltage bias to 77°K and subsequently measuring the CV curve or the threshold voltage with the applied voltage bias. The instabilities are due to the generation of positive charges in the oxide and cause negative voltage shifts. In this paper the charging is described in terms of a thermally assisted tunnelling process. A model is presented for the observed time and temperature dependencies of the charging and associated activation energies.

11487

Declarck, G., Van Overstraetan, R. and Broux, G. (Katholieke U. Leuven, Dept. Elektrotechniek, Lab. Fysica en Elektronica, Belgium, Neth.)
MEASUREMENT OF LOW DENSITIES OF SUPFACE STATES AT THE Si-SiO₂-INTERFACE. Solid-State Electronics 16, no. 12, 1451-60, Dec. 1973.

By a careful process Si-SiO2-interfaces can be made with a low oxide charge $Q_{\rm OX}$ and with a low surface states density $N_{\rm SS}$. For dry oxides on $(100)N_{\rm SS}$ values as low as a few 109 cm⁻² eV⁻¹ are found on samples with an oxide charge density of 3.0×10^{10} cm⁻². Only the Nicollian-Goetzberger conductance method is proved to give reasonable results on these structures. The quasi-static low frequency C-V technique is in good agreement with the conductance technique for samples with $N_{\rm SS}$ - values higher than 1.0×10^{10} cm⁻² eV⁻¹. The spatial fluctuation of surface potential, mainly caused by oxide charge fluctuations, is an important parameter when studying the high or low frequency C-V-characteristics. Some irregularities in the experimental $N_{\rm SS}$ - $\phi_{\rm S}$ -curves are explained.

Taketa, Y. and Haradome, M. (Nihon U., Phys. Sci. Lab., Narashino, Japan)
THICK FILM RESISTORS WITH IMPROVED VOLTAGE STABILITY. IEEE Trans. on Parts,
Hybrids, and Packaging PHP-10, no. 1,
74-81, Mar. 1974

Thick film resistors have been prepared by adding glass frits to the conductive materials of the resistors. By this method, it is found that the resistance of the glass phases in the thick film resistors decreases, with a resulting decrease of voltage drift after applying high voltage pulses to the resistors. In addition, the electrical properties and stability of these resistors are improved over resistors made from some present commercially available pastes.

11489

Arai, E. and Terunuma, Y. (Nippon Telegraph and Telephone Public Corp., Tokyo, Japan)
WATER ABSORPTION IN CHEMICALLY VAPOR-DEPOSITED BOROSILICATE GLASS FILMS. J. of the Electrochem. Soc.: Solid-State Sci. and Technol. 121, no. 5, 676-81, May 1974

Infrared absorption measurements have been made of physically adsorbed water and silanol in borosilicate glass films which were chemically vapor-deposited at 400°C and then exposed at room temperature to moist air of relative humidity 50+10%. Both the physically adsorbed water and silanol were found to increase with time up to about 105 min and then to decrease. The process of water adsorption sites of CVD glass were suggested to decrease with the increase of time.

11490

Benz, H.F. and Husson, C. (NASA, Langley Res. Center, Hampton, VA) CHARGE COUPLED DEVICE (CCD) ANALOG SIG-NAL PROCESSING. Proceedings of the IEEE 63, no. 5, 822-23, May 1975

Analog charge-coupled devices and sampled data filtering have developed into mature disciplines. Each discipline offers the other wide systems advantages where alone it would be impractical. This letter explores these advantages in a number of implementations against the scale of wide low-cost applications.

11491

Stoller, A.I. and Schlip, W.H. Jr, (RCA Labs. Princeton, NJ)
ISOLATION TECHNIQUES FOR FABRICATING
INTEGRATED CIRCUITS. II. DIELECTRIC
REFILL TECHNIQUES AND DECAL AIR ISOLATION. RCA Rev. 29, no. 4, 485-506,

Dec. 1968

Three techniques are described for preparing silicon-integrated circuits in which the individual components are separated from one another by a true dielectric rather than the p-n junctions that are presently used. Two of these techniques begin with wafers in which devices have already been formed, while the third involves a new type of isolating substrate capable of undergoing diffusion steps. In all cases the devices are precisely located with respect to one another and are essentially coplanar, so that interconnections can be formed in a single operation.

11492

Vanstone, G.F., Roberts, J.B.G. and Long, A.E. (Royal Radar Establ., Worcestershire Engl.)
THE MEASUREMENT OF THE CHARGE RESIDUAL FOR CCD TRANSFER USING IMPLUSE AND FREQUENCY RESPONSES. Solid-State Electronics 17, no. 9, 889-95, Sept. 1975

By developing a model for the impulse response of a single phase CCD a simple equation is derived which relates the ratio of the first two pulses of the impulse response to the charge residual. When this is extended to practical multiphase structures it is shown that this equation is independent of the number of clock phases used in a CCD. Using Z transforms an expression for the frequency response of a CCD is derived in terms of charge residual. Values for the charge residual are obtained by experimental measurement of impulse and frequency responses and these are compared to test the validity of the model used.

Alection Section 1995 (Section 1997)

Guditz, E.A. and Burke, R.L. (MIT, Lincoln Lab., Lexington, MA)
MULTICHIP INTEGRATED CIRCUIT MEMORY WITH
PHOTOFORMED PLATED CONDUCTORS. IEEE
Trans. on Parts, Hybrids, and Packaging
PHP-11, no. 2, 89-96, June 1975

A 20 chip integrated circuit memory has been constructed utilizing techniques of plastic embedment, photoformation of plastics, and selective electroless met-al deposition provides deposition previously reported. It has been demonstrated that groups of passivated integrated circuit chips can be accurately placed in array positions, embedded in plastic, and interconnected with electroless nickel conductors deposited in photoformed multilayered conductor paths separated by selectively photoformed plastic dielectric layers. Thermal paths of nickel, plated directly to the backs of the chips and to an adhered photoetched metal substrate, effectively remove heat from the chips. The three laboratory phototypes, constructed to demonstrate this packaging technique, were operated under dynamic cyclicmode test conditions.

11494

在国际,就是不是一种人类,是一种人类,是一种人类的,是一种人类的,是一种人类的,是一种人类的,是一种人类的,是一种人类的,是一种人类的,是一种人类的,是一种人类的,是一种人类的,是一种人类的,是一种人类的,是一种人类的,

Hampel, D. and Stewart, R.G. (RCA, Advanced Commun. Lab., Somerville, NJ)
EMP HARDENED CMOS CIRCUITS. Rept. no.
HDL-TR-192-1, Final Rept., May-Oct. 1973,
35 pp., Oct. 1973. AD/A004 034.
DAAG39-73-C-0136

A survey and testing program has shown that standard CMOS circuits will not survive EMP induced surges of more than 200 volts from a 50-ohm source. However, an analysis of the failure mechanism showed that bulk CMOS integrated circuits could be readily modified to survive EMP surges of up to 5,000 volts from a 50-ohm source. This new monolithic protection circuit is compatible with existing CMOS processing, and represents an extension of existing networks for static discharge protection.

11495

Boyle, W.S. and Smith, G.E. CHARGE COUPLED SEMICONDUCTOR DEVICES. Bell Systems Tech. J. 49, no. 4, 587-93, Apr. 1970

This paper describes a new semiconductor device concept. Basically, it consists of storing charge in potential wells created at the surface of a semiconductor and moving the charge (representing information) over the surface by moving the potential minima. Schemes for creating, transferring, and detecting the presence or absence of the charge are discussed. In particular, we consider minority carrier charge storage at the Si-SiO₂ interface of a MOS capacitor.

This charge may be transferred to a closely adjacent capacitor on the same substrate by appropriate manipulation of electrode potentials. Examples of possible applications are: a shift register, an imaging device, a display device, and a logic device.

11496

Williams R.A. (Rockwell Internatl. Corp., Electronics Res. Div., Anaheim, CA) INVESTIGATION OF SOS PROCESSES FOR FABRICATION OF RADIATION HARDENED MIS DEVICES AND ICS. Rept. no. AFCRL-TR-74-0553, Rept. no. C74-830/501, Sci. Rept. no. 1, May 1-Oct. 31, 1974, 30 pp., Oct. 1974. AD/B002 838. F19628-74-C-0199

In this report investigation of the radiation hardening of MIS devices on SOS material was covered. Work has been directed toward understanding radiation-induced leakage mechanisms and experiments were designed to investigate the effects of radiation-induced trapped charge in the sapphire. Suitable devices were fabricated on SOS material using existing masks for a test structure designated MOS-X. Both n-type and p-type starting material covering a range of doping concentration was used, giving both enhancement and deep depletion mode transistors of both n-and p-channel types.

11497

Gehweiler, W.F. (RCA, Advanced Technol. Lab., Camden, NJ)
LOW POWER, HIGH SPEED CMU3/SOS CIRCUITS.
Rept. no. ECOM-74-0508-F, Rept. no. ATL-CR-75-05, Final Rept., May 30-Nov. 30, 1974, 52 pp., Feb. 1975. AD/B002 640L.
DAAB07-74-C-0508

The objective of this program was to determine the feasibility of using the low voltage CMOS/SOS technology to implement a low power waveform generator. The program consisted of the design and analysis of a direct digital frequency synthesizer and a test phase associated with characterizing the performance of similar but previously designed and processed test vehicles.

Apfel, R.J. (Fairchild Semiconductor, Mountain View, CA) and Gray, P.R. (U. of Calif., Dopt. of Elec. and Eng. and Computer Sci., Berkeley, CA)

A FAST SETTLING MONOLITHIC OPERATIONAL AMPLIFIER USING DOUBLET COMPRESSION TECHNIQUES. IEEE J. of Solid-State Circuits SC-9, no. 6, 332-40, Dec. 1974

A new high-speed monolithic operational amplifier is described which uses an improved feedforward circuit configuration to achieve a total acquisition time (slewing plus settling) of 650 ns with a 10-V input step without compromising dc performance or requiring costly non-standard processing.

11499

是是不是,我们是是我们的,我们是不是不是不是不是,我们是是是一个人,我们是不是一个人,我们是不是一个人,我们是是我们的,我们也是不是一个人,我们是我们的人,我们

Amelio, G.F., Tompsett, M.F. and Smith, G.E. EXPERIMENTAL VERIFICATION OF THE CHARGE COUPLED DEVICE CONCEPT. Bell System Techn. J. 49, no. 4, 593-600, Apr. 1970

Structures have been fabricated consisting of closely spaced MOS capacitors on an n-type silicon substrate. By forming a depletion region under one of the electrodes, minority carriers (holes) may be stored in the resulting potential well. This charge may then be transferred to an adjacent électrode by proper munipulation of electrode potentials. To test the assumption that this transfer will take place in reasonable times with a small fractional loss of charge, devices were fabricated and measurements made. Charge transfer efficiencies greater than 98 percent for transfer times less than 100 nsec were observed.

11500

Graf, A.J. and Doremus, L.W. (U.S. Army, Feltman Res. Lab., Picatinny Arsenal, Dover, NJ) STUDY OF APPROACHES FOR IMPROVING PRODUCT RELIABILITY THROUGH RELIABILITY PHYSICS TECHNIQUES. Rept. no. PATM 2037, 34 pp., Apr. 1973. AD 910 #29L

IIT Research Institute has been under contract with Rome Air Development Center for several years developing, implementing and now operating the RAC for DOD. The RAC is an important repository of data and experience which is available to assist the engineer interested in microelectronic reliability. On many components and devices RAC generates information during all phases of fabrication, testing and operation which is then collected, catalogued, analyzed and disseminated to government and contractor organizations through publications and direct inquiry.

Boleky, E.J., Schlesier, K.M., Ipri, A.C. et al. (REA Labs., Princeton, NJ) ADVANCED CMOS CIRCUIT TECHNIQUES. Rept. no. AFAL-TR-71-217 Final Rept., Apr. 1, 1970-Mar. 31, 1971, 74 pp., Aug. 1971 Rept. no. AFAL-TR-72-1, Rept. no. PRRL-71-CR-40, Final Rept., May 1-0ct. 30, 1971, 57 pp., Jan. 1972. F33615-69-C-1499

Very high-speed MOS integrated circuits fabricated using silicon-on-sapphire (SOS) technology is described. A 256-bit dynamic CMOS/SOS Si-gate shift register was fabricated containing 2072 transistors in a 97 x 121 mil area, including bonding pads. It includes a recirculating feedback loop for serial memory use. A maximum shift register clock rate of 300 MHz using 15-V clock signals was predicted. Dynamic testing showed maximum operating clock frequencies in excess of 200 MHz at 10 V and stage capacitance values around 0.14 p... Minimum operating frequencies were on the order of 20 kHz. A study is given of the compatibility of the SOS technology with two Al203 fabrication processes: plasma anodization and pyrohydrolytic (PHL) deposition. Emphasis was placed on the study of oxide compatibility with SOS technology and reducing its charge. Silicon films on sapphire that may be used in the fabrication of very-highspeed digital circuits of complex design are also described.

Anon.
1975 INTEGRATED CIRCUIT APPLICATIONS CON-FERENCE. Sponsored by the Electronic Engineering Times. Washington, D.C., Apr. 29, 30, May 6, 7, 1975. Boston, Mass. Apr. 30, May 1, 7, 8, 1975. Chicago, Ill., May 1, 2, 8, 9, 1975

Table of Contents:

The frame of the second supplier of the second seco

MK5065 -- The Real-Time Microprocessor A Microprocessor Prototyping System for the MP8080 Field Programmable Logic Array P100K, A Standard Family of Subnanosecond ECL Bipolar Memory Comes of Age The XR2211 - A Precision PLL System for Data Communications Applications of a 10-Ω High-Speed Analog Switch A 10-Bit, Monolithic CMOS, Successive Approximation A/D Converter CMOS Analog Switches Using an Advanced Technology Bipolar ECL/TTL RAM Testing High-Speed Dynamic Testing of Memories and Random Logic MSI/LSI Designing Custom CMOS Circuits Using the Master MOS Chip LDlll/LDll4 All-Option DVM Chip Set MPU Testing by Diagnostic Emulation Digital Voltmeters and the MM5330 Completely Monolithic IC Series for Gas Discharge Display Interface Monolithic Darlington Arrays Reduce Interface Cost and Complexity LF156 - A New Monolithic High-Performance FET Input Op Amp Applications of Dual Ramp A/D Converters Five Tone Sequential Code Transceivers Understanding and Using the Unique CMOS Op Amp CA3130 The monoDAC-08: A Fast, Versatile, Low Cost 8-Bit Multiplying D/A Converter Using Bipolar Logic to Improve Performance in CMOS and Microprocessor Systems Considerations for the Design of Monolithic Microprocessors

11509

Goerner, R. (Teledyne Semiconductor, Mountain View, CA) USING BIPOLAR LOGIC TO IMPROVE PERFOR-MANCE IN CMOS AND MICROPROCESSOR SYSTEMS. 1975 Integrated Circuit Applications

The applications discussed in this paper reflect the speed, power and noise immunity advantages offered from various combinations of technologies in optimizing system performance. Many of the ex-

amples illustrate users' inputs regarding specific problems and solutions.

11510

Uimari, D. and Cavlan, N. (Signetics, Sunnyvale, CA)
FIELD PROGRAMMABLE LOGIC ARRAY. pp. 37-47. 1975 Integrated Circuit Applications Conference

This article discusses the advantages of Field Programmable Logic Arrays and how they differ from standard PROM's. Nichrome Fuse Technology and logic structure are also discussed.

11511

Miles, G. and Rice, R. (Fairchild Semiconductor, Mountain View, CA) BIPOLAR MEMORY COMES OF AGE. pp. 69-98. 1975 Integrated Circuit Applications Conference

A number of major technical advances have been made in recent years in the field of semiconductor memories, particularly in the area of bipolar field of semiconductor memories, particularly in the area of bipolar devices. Fairchild Semiconductor has lead the way in with the introduction of the Isoplanar process in 1971, the first production bipolar 1024 random access memory (RAM) devices in 1972, production 1024 ECL RAMs in 1973, and low cost, low power and higher speed bipolar 1024 RAMs in 1974. The result is the unprecedented opportunity to implement simple design, large scale, super-performance memories at large volume production costs less than 1¢/bit, with further cost reductions available in the near future. Memory systems designers should re-analyze their choice of bipolar v.s. MOS memory components for many applications.

Grebene, A.B. (Exar Integrated Systems, Inc., Sunnyvale, CA)
THE XR-2211- A PRECISION PLL SYSTEM FOR DATA COMMUNICATIONS. pp. 99-106. 1975
Integrated Circuit Applications Conference

The phase locked loop (PLL) is a versatile system block suitable for a wide range of applications in data communication systems, particularly in the areas of tone detection or FSK decoding. This application note describes the performance features and the applications of a third-generation monolithic PLL system which is specifically intended to overcome: 1) Temperature stability: The temperature drift of center frequency in the earlier monolithic PLL designs were of the order of 150 ppm/°C to 500 ppm/°C. 2) Frequency accuracy: For a given external setting, the center fre-quency of existing PLL's is only accurate to about +10% of nominal design value, thus requiring additional potentiometers for fine tuning.

11513

Vander Kooi, M.K. (Siliconix Inc., Santa Clara, CA)
APPLICATIONS OF A 100 HIGH SPEED ANALOG SWITCH. pp. 107-12. 1975 Integrated Circuit Applications Conference

The new DG180, DG183, DG186 and DG189 analog switches offer a new horizon in very low ON resistance high speed I.C. analog switching. They offer a typical ON resistance of 70 with a guaranteed maximum of 100 at 25°C and over all signal ranges specified. The logic inputs are fully TTL, CMOS, DTL and RTL compatible. OFF and ON transition times are 250ns and 300ns respectively (which gives a break-before-make operation between switches in a package) and OFF isolation is almost 60dB at 1 MHz.

11514

Nevala, B. and Pelletier, A. (Fairchild Semiconductor, Mountain View, CA) BIPOLAR ECL/TTL RAM TESTING (A SIMPLE PLIGHT). pp. 141-58. 1975 Integrated Circuit Applications Conference

Testing strategies and the characteristics of available test equipment play a very important role in the production of high performance ECL and TTL Bipolar RAMs. Today's high performance Bipolar RAMs are all static designs and are extremely well behaved devices. Their sensitivites to pattern, supply voltages and temperature are low, and their requirements are straight-forward and simple. This well behaved and straight-forward nature provides a great advantage to the user in the design, imple-

mentation and maintenance of memory systems. The high speed performance intrinsic to these devices, however, poses a different set of problems to test engineering personnel. The AC resolution, AC accuracy and general pulse and timing fidelity of even recently available memory test equipment are marginal. Improvements in these areas are slow in coming from production equipment manufacturers. In most cases, even the most advanced equipment needs to be further engineered and modified to approach the desired accuracy and resolution in timing measurements.

11515

Sevastopoulos, N. (Natl. Semiconductor Corp., Santa Clara, CA)
LF156: A NEW MONOLITHIC HIGH PERFOR-MANCE FET INPUT OP. AMPLIFIER. pp. 228-43. 1975 Integrated Circuit Applications Conference

Monolithic FET and bipolar input operational amplifiers both possess unique characteristics of which the design engineer should be aware. This paper compares the two technologies highlighting the advantages of the FET input system. Several applications of FET-input OP AMP IC's are illustrated.

11516

Kelley, S. (Motorola Semiconductor Prod., Phsenix, AZ)
APPLICATIONS OF DUAL RAMP A/D CONVERTERS.
pp. 244-59. 1975 Integrated Circuit Applications Conference

Together the MC1505 and MC14435 form a dual slope, low speed, high bit resolution A/D converter. As such, it is a central building block of analog to digital measuring instruments. The MC1505 is a linear bipolar integrated circuit. The MC14435 is a CMOS digital part. emphasis in their design was not toward putting an entire instrument on two chips, but toward providing two chips which perform the central and most difficult A to D operation with the accuracy and stability required in an industrial instrumentation market. Together they make temperature stable, accurate instrumentation possible in any A to D instrument. The two chip system includes a 3 1/2 digit accurate voltage reference and a system clock which any A to D must have. It does not include autopolarity, autoranging, or front end buffering, bacause these features should be designed to fit the measurement application for which they are intended. Thus, the ver-satility of the MC1505-MC14435 system is not limited by the specifications of its special features.

Wittlinger, H.A. (RCA Solid State Div., Somerville, NJ) UNDERSTANDING AND USING THE UNIQUE COS/ MOS OP-AMP, RCA CA3130. pp. 260-64. 1975 Integrated Circuit Applications Conference

The introduction of the CA3130 COS/MOS Op-Amp marks another milestone in the continuing evolution of the ideal monolithic IC Op-Amp. Its characteristics in unique design features are reviewed in order to convey an appreciation of the universality with which it can be employed in circuit applications.

11518

1975 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE. DIGEST OF TECHNICAL PAPERS. Sponsored by the IEEE Solid-State Circuits Council, the IEEE Philadelphia Section and the University of Pennsylvania. Marriott Motor Hotel, Philadelphia, Penn., 244 pp., Feb. 12-14, 1975

Sessions:

Large Scale Integration
Optoelectronics
A/D and D/A Techniques
Frontiers of Technology
Microwave FETs
Computer Aids for IC Design and
Testing
Microwave Oscillators and Amplifiers
High Speed Logic
Active Microwave Diode Circuits
Sampled-Date Analog Signal Processing
Advances in Solid-State Logic
Medical and Consumer Electronics
Analog Circuit Techniques

11520

Brammer, W.G., Erickson, J.J. and Levy, M.E. (Hughes: Aircraft Co., Culver City, CA)

ELECTROMAGNETIC RADIATION SCREENING OF MICROCIRCUITS FOR LONG LIPE APPLICATIONS. Rept. no. NASA-CR-120512, Rept. no. P74-438, HAC Ref. no. D0573, Interim Rept., Nov. 1, 1973-Oct. 31, 1974, 125 pp., Oct. 1974. N75-10311. NAS8-30373

A theoretical and experimental study has been carried out on the utility of X-rays as a stimulus for screening high reliability semiconductor microcircuits. The theory of the interaction of X-rays with semiconductor materials and devices was considered. Experimental measurements of photovoltages, photocurrents, and effects on specified parameters were made on discrete devices and on microcircuits. The test specimens, included discrete devices with certain types of identified

flaws and symptoms of flaws, and microcircuits exhibiting deviant electrical behavior. With a necessarily limited sample of test specimens, no useful correlation could be found between the X-ray induced electrical response and the known or suspected presence of flaws.

11521

Finnila, R.M., Toombs, T.N. and Dill, H.G. (Hughes Aircraft Cc.)
CMOS III: A HIGH DENSITY ION IMPLANTED CMOS TECHNOLOGY. 11 pp.

Modern high performance electronic systems often tax the capabilities of presently available technologies. Integrated circuits with very high speed or very low power consumption are required for many of these systems. Bipolar devices are still the choice for most high speed circuits, although silicon on sapphire MOS circuits may eventually replace them. CMOS circuits are already replacing bipolar circuits in power limited systems.

11522

Kamath, B.Y., Meyer, R.G. and Gray, P.R. (U. of Calif., Computer Sci. and Elec. Res. Lab., Berkeley, CA)
RELATIONS: IP BETWEEN FREQUENCY RESPONSE AND SETTLING TIME OF OPERATIONAL AMPLIFIERS. IEEE J. of Solid-State Circuits SC-9, no. 6, 347-52, Dec. 1974

The effects of pole-zero pairs (doublets) on the frequency response and settling time of operational amplifiers are explored using analytical techniques and computer simulation. It is shown that doublets which produce only minor changes in circuit frequency response can produce major changes in settling time. The importance of doublet spacing and frequency are examined. It is shown that settling time always improves as doublet spacing is reduced whereas the effect of doublet frequency is different for 0.1 and 0.01 percent error bands. Finally it is shown that simple analytical fermulas can be used to estimate the influence of frequency doublets on amplifier settling time.

Davis, P.C. and Moyer, S.F. (Bell Labs., Reading,PA) and Sarri, V.R. (Bell Labs., Holmdel, NJ)
HIGH SLEW RATE MONOLITHIC OPERATIONAL AMPLIFIER USING COMPATIBLE COMPLEMENTARY P-N-P's. IEEE J. of Solid-State Circuits SC-9, 340-47, Dec. 1974

An internally compensated monolithic operational amplifier, fabricated using only junction-isolated bipolar processing, slews in excess of 500 V/vs, and settles to within 0.1 percent in 200 ns as a pulse inverter. Performance in the noninverting mode is only slightly degraded in comparison with the inverting mode. In addition, the following performance levels have been achieved: 50-MHz unity-gain bandwidth with 96-dB openloop gain, 30-mW quiescent power at +3V, +50-mA output current capability, and output voltage to within 0.5 V of either supply.

11535

Anon.
1975 INTERNATIONAL ELECTRON DEVICES
MEETING TECHNICAL DIGEST. Sponsored by
the IEEE Group on Electron Devices.
Washington Hilton, Washington, D.C.,
Dec. 1-3, 1975. Cat. no. 75 CH1023-1ED

Contents:

Device Technology 1 -- Pattern Definition Solid State Device 1 -- MOS 1 Image Transducers and Optoelectronic Devices 1 -- Area Imagers Quantum Electronics 1 -- Solar Cella, GaAs and Other Materials Integrated Circuits 1 -- Techniques for Device Analysis Electron Tubes 1 -- High Power Microwave Tubes Solid State Devices 2 -- High Power, High Voltage Devices Image Transducers and Optoelectronic Devices 2 -- Display I Electroluminescence Quantum Electronics 2 -- Silicon Solar Cells: Surface Junctions Solid State Devices 3 -- Gals PETs Electron Tubes 2 -- TWT Theory and Tube Design ERDA -- The Option Generator Device Technology 2 -- IC Fabrication I Integrated Circuits 2 -- Memory Technology Quantum Electronics 3 -- Silicon Sciar Cells: P-N Junctions Solid State Devices 4 -- Thyristors Image Transducers and Optoelectronic Devices 3 -- Display II Electron Tubes 3 -- Advanced Communication TWT's Device Technology 3 -- It Fabrica-tion II

Solid State Devices 5 -- Bipolar and MOS II Quantum Electronics 4 -- Devices for Fiber Optic Communications I Image Transducers and Optoelectronic Devices 4 -- IR Detectors and Materials Electron Tubes 4 -- Electron-Metal Interaction Integrated Circuits 3 -- Logic Device Technology 4 -- Modeling and Ion Implantation Quantum Electronics 5 -- Devices for Fiber Optic Communications II Solid State Devices 6 -- New Devices and Device Phenomena

11536

Gordon, E.I. (Bell Labs., Murray Hill, NJ)
PATHWAYS AND PITFALLS IN DEVICE LITHO-GRAPHY. pp. 3-5. 1975 International Electron Devices Meeting

The device engineer, working in silicon integrated circuits, bubble memory, microwave devices and other emerging areas, consistently finds that pattern generation sets major limits on his ability to achieve higher complexity, higher performance, lower cost, greater reliability and faster design turnaround time. As a consequence major efforts are being directed to pattern generation technology. The motivation for the various activities will be examined and reviewed, and an attempt will be made to assess the relevance of these activities, pointing out potential pit~ falls or areas that should be considered early in the technology development.

11537

Liechti, C.A. (Hewlett-Packard Co., Palo Alto, CA) RECENT ADVANCES IN HIGH-FREQUENCY FIELD-EFFECT TRANSISTORS. pp. 6-10. 1975 International Electron Devices Meeting

During the 27 years since the discovery of the transistor, the advancement of transistors to higher and higher operating frequencies has been one of the most persistent objectives of semiconductor device RSD. Today, highest frequency operation and fastest switching speed are obtained from GaAs metal-semiconductor FETS (MESFETS). Above 6 GHz, MESFETS have higher gain, lower noisefigure and about the same power capability as bipolar transistors. Also, p-n junction FETS (JFETS) and insulated gate FETS (IGFETS) have advanced to microwave frequencies. The cross-sections of the various high-frequency FET structures are illustrated and their performance date are listed.

and the second s

Kumar, R. and Ladas, C. (Motorola Semiconductor, Inc., Mesa, AZ) CHARACTERIZATION OF PLASMA-ETCHING FOR SEMICONDUCTOR APPLICATIONS. pp. 27-28, 1975 International Electron Devices Meeting

The use of an r.f. generated plasma for the etching of dielectric and other films and for the removal ("stripping") of photoresist has become a viable alternative to the conventional, wetchemical methods used in the fabrication of semiconductor devices. Most commercially available plasma-etchers use a CF4 based plasma to generate atomic fluorine and can be used to etch materials like silicon nitride, doped and undoped silicon dioxide, polycrystalline silicon, single crystal silicon and certain metals.

11539

Barbe, D.F. (U.S. Navy, Nav. Res. Lab., Washington, D.C.) CHARGE-COUPLED-DEVICE IMAGERS. pp. 60-65. 1975 International Electron Devices Meeting

The purpose of this paper is to review recent progress in visible imaging devices which use the charge-coupled concept and to discuss applications of these devices. Recent experiments have yielded experimental data on bulk trapping phenomena in buried-channel devices. Noise in CCD's is reviewed and the significance of each noise source will be discussed. Tradeoffs between high MTF versus prefiltering are formulated from an analytical point of view, and imagery is shown to elucidate the tradeoffs.

11540

Sawyer, D.E. and Berning, D.W. (Natl. Bux. of Standards, Inst. for Appl. Technol., Washington, D.C.)
LASER SCANNING OF ACTIVE SEMICONDUCTOR DEVICES. pp. 111-14. 1975 International Electron Devices Meeting

A laser scanner is described which can nondestructively explore electrical characteristics of semiconductor devices on a point-by-point basis. The results of applying the scanner to electronically map temperature distributions and hot spots in a power transistor are given. The results of mapping localized nonlinearities in electrical operation and 6.5 Chr response are also presented. Pictures show the progress of logic in a MOS shift register and demonstrate the ability to change at will the logical state of an embelded active cell with the lazer.

11541

Balk, L.J., Feuerbaum, H.P., Kubalek, E. et al. (Inst. für Werkstoffe der Elektrotechnik der TWTH Aachen, West Ger.)
QUANTITATIVE DETERMINATION OF SURFACE POTENTIALS ON INTEGRATED CIRCUITS (IC) AT HIGH FREQUENCIES WITH THE SCANNING ELECTRON MICROSCOPE (SEM). pp. 115-18.1975 International Electron Devices Meeting

An experimental set up combined with a commercial SEM is introduced, which enables the recording of stroboscopical, linearized and contrast isolated quantitative voltage contrast micrographs for frequencies up to 60MHz. This system allows the investigation of integrated circuits with a simultaneous voltage resolution of less than 100mV and a spatial resolution of 0.5µm for a maximum illuminated area of 2mmx2mm at primary beam energies between 2-30keV.

11542

Gonzales, A.J. and Powell, M.W. (Motoro-la Semiconductor Prod. Div., Phoenix, AZ)
INTERNAL WAVEFORM MEASUREMENTS OF THE MOS THREE-TRANSISTOR, DYNAMIC RAM USING S.E.M. STROBOSCOPIC TECHNIQUES. pp. 119-22. 1975 International Electron Devices Meeting

Stroboscopic electron beam blanking of a conventional SEM was employed to analyze high speed dynamic RAM operations. In the system described a time resolution of 20 nanoseconds was used to produce voltage contrast (V.C.) images of single events. Also the SEM was operated as a sampling oscilloscope to display timing waveforms form individual circuit nodes. Several types of 4K RAM (NJM6605) operations were analyzed to evaluate this technique in debugging MOS LSI circuits. The operations analyzed were memory cell timing waveforms, datx-rode storage, and node bootstrapping. The interaction of the SEM with the MCN6605 operation was also analyzed.

Sredni, J. (Signetics Corp., Sunnyvale, CA)
USE OF POWER TRANSFORMATONS TO MODEL THE
YIELD OF IC'S AS A FUNCTION OF ACTIVE
CIRCUIT AREA. pp. 123-25. 1975 International Electron Devices Meeting

Various attempts have been made to analyze the yield of IC's as a function of active circuit area, using a models different probability distribution functions of spot defects. The purpose of this paper is to show that most of the proposed models form a family of functions which correspond to a parametric family of power transformations from yield to yield to the power λ , the parameter λ defining a particular transformation. A comparison between the power transformation approach to earlier modeling techniques will be discussed. After developing the necessary statistical theory, a simple procedure for the model building process will be presented.

11544

Lieberman, A.G. (Natl. Bur. of Standards, Inst. for Appl. Technol., Washington, D.C.)
PROBLEMS IN USING SURFACE ANALYSIS TECHHIQUES FOR THE DEPTH PROFILING OF MICROELECTRONIC MATERIALS. pp. 126-29. 1975
International Electron Devices Meeting

Practical problems associated with the depth profiling of impurity distributions in silicon and silicon dioxide are illustrated for several widely used surface analysis techniques as applied at a number of laboratories. The met~ hods used for depth profiling were Rutherford backscattering spectroscopy, Auger electron spectroscopy X-ray phot-The profiles electron spectroscopy. measured for zinc-implanted silicon displayed good overall agreement when presented on a normalized scale, but when presented on an absolute basis displayed large discrepancies attributed to matrix effects and instrumental artifacts An examination of some typical analysis craters by optical interferometry, stylus profilometry, and scanning electron microscopy revealed severe redeposition of the sputtered material, asymmetrical cavities with concave or convex bottoms, and severe undercutting at material incerfaces.

11545

Verma, K.B. and Westlake, R.T. (Tektronix, Inc., Beaverton, OR) A MICROWAVE HIGH VOLTAGE BIPOLAR POWER TRANSISTOR. pp. 155-58. 1975 International Electron Devices Meeting

High power microwave transisters have

only recently been reported. This paper presents a high voltage microwave power transistor, which has been developed for instrument application at Tektronix, Inc. Some of the design considerations and performance data are reported. Contributing factors for the performance are indicated.

11546

Yoshida, I., Kubo, M. and Ochi, S. (Hitachi Ltd., Central Res. Lab., Kokubunji, Tokyo, Japan)
A HIGH POWER MOSFET WITH A VERTICAL DRAIN ELECTRODE AND MESHED GATE STRUCTURE. pp. 159-62. 1975 International Electron Devices Meeting

In this article a power MOSFET is described which exhibits 20A current, 300mv transconductance and 85V breakdown voltage in a 5x5mm² chip. The features of the device structure are a vertical drain electrode which enables the use of most of the surface area for the source electrode and a mesh gate structure which makes it possible to increase the channel width per unit area and thereby drain current of the device can be increased. The P-channel device with an offset gate structure was fabricated from an N on P+ epitaxial wafer by using the polysilicon gate and the ion implantation processes. Stable operation of the device is possible at ambient temperatures up to 180°C.

11547

Ozawa, O., Sasaki, Y., Iwasaki, H. et al. (Toshiba R&D Center, Komukai, Kawasaki, Japan)
A 5000-CHANNEL POWER FET WITH A NEW DIF-FUSED GATE STRUCTURE. pp. 163-66. 1975
International Electron Devices Meeting

This paper describes a new high power, diffused gate, vertical channel, triode-like JFET, fabricated utilizing self-aligned, heavily doped polycrystalline silicon source contacts. These techniques make it possible to realize a high source gate breakdown voltage device.

Matsushita, T., Aoki, T., Otsu, T. et al. (SONY Corp., Atsugi Plant, Japan) HIGHLY RELIABLE HIGH-VOLTAGE TRANSISTORS. pp. 167-70. 1975 International Electron Devices Meeting

The npn and pnp high-voltage transistors showing high reliabilities have been developed by using semi-insulating polycrystalline-silicon (SIPOS) films for the surface passivation. SIPOS films are chemically vapor-deposited polycrystalline-silicon doped with oxygen or nitrogen atoms. SIPOS films empleyed for the surface passivation of high-voltage transistors are composed of triple layers, which are oxygen-doped films of 0.5µm thicknews to stabilize the silicon interface, nitrogen-doped films of 0.15µm thickness to prevent water or sodium ions from reaching the silicon surface and silicon dioxide films to prevent dielectric breakdown. The npn and pnp SIPOS transistors rated at 800 V and 2500 V have been produced in plan r-like structures with fieldlimiting rings. Furthermore, 10 kV SIPOS transistors with multiple rings have been fabricated and found that operation is "table.

11549

Temple, V.A.K. and Adler, M.S. (GE Corporate Res. and Dev. Center, Schenectady, NY)
A SIMPLE ETCH CONTOUR FOR NEAR IDEAL BREAKDOWN VOLTAGE IN PLANE AND PLANAR P-N JUNCTIONS. pp. 171-74. 1975 International Electron Devices Meeting

It is shown that high avalanche breakdown voltage in both plane and planar p-n junctions can be achieved by extending the heavily doped side of the junction beyond the contact and partially etching into it. This technique is capable of giving virtually ideal breakdown voltages for both plane and planar type p-n junctions and uses only a fraction of the area required for a typical negative bevel. The actual breakdown voltage depends on how carefully the etch is controlled. For planar junctions the break-down voltages that can now be achieved are better than any previously reported. Moreover, since the technique is based on atching, mechanical contouring is avoided. The new method is illustrated both by exact calculations and by several experiments. Included in the calculations are a comparison of the new method to the 6° negative bevel for applications involving plane junctions and a comparison of the new method (for planar junctions) with the single floating field limiting ring approach.

Hanson, J.W., Fordemwalt, J.N. and Huber, R.J. (U. of Utah, Inst. for Biomed. Eng., Microcircuit Lab., Salt Lake City, UT)
FABRICATION AND PERFORMANCE OF ION IMPLANTED I²L DEVICES. pp. 281-83. 1975
International Electron Devices Meeting

Integrated injection logic devices based on vertical NPN transistors and lateral PNP injectors, and fabricated using ion-implant doping exclusively are described. Two basic processes are outlined. One uses an implanted lowenergy boron pre-deposited layer, thermally driven in, to form the NPN base and p+ injectors. The other process uses high-energy implanted boron to form the active base region of the NPN device below the silicon surface. Both techniques use ion-implanted phosphorus for the n+ collectors and collars. Results of speed-power measurements for a 7-stage ringe oscillator and a 50stage inverter string are described. The high-energy implanted boron process can be used together with Schottky-barrier collectors to further reduce the power-delay product.

是是是这个人的,我们是是一个人的,我们是一个人的,我们也是一个人的,我们也是一个人的,我们也是一个人的,我们也是一个人的,我们也是一个人的,我们也会会会会的,我们

11551

Cook, B., McNally, S.H. and Aung San (ITT Semiconductors, West Palm Beach, FL) I²L II. pp. 284-87. 1975 International Electron Devices Meeting

Present I²L devices are limited in usable speed and current gain by the low performance of the inverse NPN transistor made with conventional bipolar processes. This report discusses new I²L structure variations that overcome these limitations. In addition, a new process is described where the intended isolation regions are anodized to form a conduction barrier. This new I²L II process has already yielded NPN transistors with hrr = 250 and fr = 250MHz and is expected to extend I²L turther into the high end of the speed power curve with fr > 500MHz and propagation of Sns.

Clemens, J.T., Mowery, G.L., Doklan, R.H. et al. (Bell Telephone Labs., Inc., Allentown, PA)
A P-CHANNEL SI-GATE INTEGRATED CIRCUIT TECHNOLOGY. pp. 291-94. 1975 International Electron Devices Meeting

A general purpose p-channel Si-Gate MOS technology has been developed and characterized. The technology uses local oxidation and contains: (a) a -1.0 volt enhancement mode MOSFET, (b) a process-variable threshold voltage depletion mode MOSFET, and (c) an n/p/n process -variable gain bipolar output device. Application of the technology to beam leaded high voltage RAM circuits has created a family of special memory products for use within the Bell System. Additionally, by making use of the deplation mode MOSFET and the bipolar output device, high speed, low voltage (5 volt) TTL compatible logic circuits are realized.

1157

Clemens, J.T., Doklan, R.H. and Nolen, J.J. (Bell Telephone Labs., Inc., Allentown, PA)
AN N-CHANNEL SI-GATE INTEGRATED CIRCUIT TECHNOLOGY. pp. 299-302. 1975 International Electron Devices Meeting

A igh speed, LSI, n-channel Si-Gate tecl...logy has been developed and characterized for the manufacture of integrated circuits. Utilizing the advantages of local oxidation and ion implantation, a technology is achieved which is: (a) fabricated on high resistivity Si substrates; (b) quasi-planar in topo-logical structure; (c) completely adjustable in gate threshold voltage (enhancement and depletion modes) and field threshold voltage; and (d) highly reproducible in electrical parameter control. Additionally, by employing a thin gate insulator structure $(sio_2, 750A)$ a factor of 4 increase in gain is realized with respert to standard p-channel MOSFETs. 4,090 bit dynamic RAM circuits have been designed and fabricated in this technology. To ical access times of of ~50 nanoseconds w th high circuit yields are realized.

11554

Rai, Y., Sasami, T. and Hasegawa, Y. (Sanyo Elec. Co., Ltd., Res. Center, Osaka, Japan)
ELECTRICALLY REPROGRAMMABLE NONVOLATILE SEMICONDUCTOR MEMORY WITH MNMOOS (METAL-NITRIDE-MOLYBDENUM-OXIDE-SILICON) STRUCTURE. p. 313-16. 1975 International Electron Devices Meeting

A new mode of operation for floating gata type electrically reprogrammable

nonvolatile memory is proposed. The proposed memory has the P-channel MNOS structure with the floating molybdenum gate. This 'loating gate is charged positively ("WRITE") by means of nonavalanche mechanism (the Schottky emission from floating gate to the Si sub-strate), and charged negatively ("ERASE") by the avalanche breakdown at the source and/or drain junction. The advantage of this type of memory is that it can be operated with only negative voltages. The unit cell consists of a MNMoOS and a MNOS transistor. The method of the bit selection in the ases of "WRITE" and "ERASE" operations is explained in detail, and the fully decoded 256-bit memory array is produced with 200 Å Si0₂ and 800 Å Si₃N₄ gate structures. The typical value of the writing and that of the erasing voltage of this device are respectively -30 V and -20 V for 1 ms pulse duration.

11555

Shannon, J.M., Board, K., Brotherton, S.D. et al. (Mullard Res. Labs., Kedhill, Surrey, Engl.)
CHARGE COUPLED F.E.T. DEVICES (C.C.F.F T.).
pp. 320-23. 1975 International Election
Devices Meeting

A charge coupled F.E.T. array is described which gives an amplified, nondestructive measure of the size of the charge packet under each electrode of a CCD line. The basic concept uses the fact that the surface potential and consequently the depth of the depletion layer under any electrode of a CCD line is sensitive to the size of the charge packet under that electrode. As a result, an integral array of F.E.T.'s can be formed simply by changing the electrode structure of one of the phases. Results from a four bit surface channel device in an n-type layer on a p-type substrate are used to illustrate the basic properties of the device.

Houston, D.E. and Krishna, S. (GE Corp. Res. and Dev. Center, Schenectady, NY) and Piccone, D. (GE Static Power Component Operation, Collingdale, PA) and Finke, R.J. and Sun, Y.S. (GE Semiconductor Prod. Dept., Auburn, NY) FIELD CONTROLLED THYRISTOR (FCT) - A NEW COMPONENT. pp. 379-82. 1975 International Electron Devices Meeting

The Field Controlled Thyristor is a new medium power (650V, 20A) switching element. In the on condition the FCT operates as a p-i-n rectifier with a correspondingly low forward voltage drop. Conductivity modulation of the FCT's base region allows it to handle higher current densities than a power transistor wit': comparable voltage rating. The dev test its uniqueness to its planar structure.

11557

Derbenwick, G.F. and Fossum, J.G. (Sandia Labs., Albuquerque, NM) CMOS OPTIMIZATION FOR RADIATION HARDNESS. pp. 433-36. 1975 International Electron Devices Meeting

Several approaches to the attainment of radiation-hardened MOS circuits have been investigated in the last few years. These have included implanting the SiO2 gate insulator with aluminum using chromealuminum layered gate metallization, using Al₂03 as the gate insulator, and optimizing the MOS fabrication process. Earlier process optimization studies were restric ed primarily to p-channel devices operating with negative gate biases. Since knowledge of the hardness dependence upon processing and design parameters is essential in producing hardened integrated circuits, we have undertaken a comprehensive inves_igation of the effects of both process and design optimization on radiation-hardened CMOS integrated circuits. The goals of our study are to define and establish a radiation-hardened processing sequence for CMOS integrated circuits and to formulate quantitative relationships between process and design parameters and the radiation hardness.

11558

Saraswat, K.C. and Meindl, J.D. (Stanford U., Dept. of Elec. Eng., Stanford, CA)
BORSENIC BIFOLAR PROCESS. pp. 437-39.
1975 International Electron Devices
Meeting

A new process utilizing simultaneous diffusion of Boron and Arsenic (Borsenic) from doped oxide, to fabricate high performance bipolar transistors has been

developed. The doped oxide is deposited at low temperature by oxidation of SiH₄, B₂H₆ and A₈H₃. Since A₈ diffuses much slower than B in Si, by heating the doped oxide at high temperatures n+ -p-n structures have been obtained. By varying the time and temperature of diffusion or by varying A₈ or B content in the oxide, we have fabrication from extremely shallow (e.g. $X_{EB} = 0.3\mu$, $W_{BASE} = 0.15\mu$) to fairly deep (e.g. $X_{EB} = 2\mu$, $W_{BASE} = 0.4\mu$) bipolar transistors. Details of the fabrication process and properties of the transistors are presented.

11560

Barson, F. (IBM System Prod. Div., East Fishkill, Hopewell Junction, NY) FM-TER-COLLECTOR SHORTS IN BIPOLAR DE-FICES. pp. 447-49. 1974 International Electron Devices Meeting

A number of processing defects may produce emitter-to-collector shorts in doublediffused bipolar transistors. Photolithography errors may cause lateral shorting of adjacent emitter and collector regions; or a localized masking during base diffusion can result in the absence of base region between emitter and collector (in a vertical director). Particulate contamination, especially if it contains phosphorus, can also result in localized emitter-collector shorts by overdoping the p-type base region. However, by far the most interesting, and the most troublesome, incidence of emitter-collector shorts is that due to "pipes". This paper will explore the "pipe" phenomenum and propose several theories as to their formation.

11561

Kressel, H., Ladany, I., Ettenberg, M. et al. (RCA Labs., Princeton, NJ)
RELIABILITY SEMICONDUCTOR LIGHT SOURCES
FOR FIBER OPTICAL COMMUNICATIONS.
pp. 477-79. 1975 International Electron
Devices Meeting

This paper reviews reliability aspects of CW laser diodes and high radiance LED's. The most advanced of these devices are AlGaAs heterojunction structures designed for emission in the 8200-8600 A spectral range where most of the available fibers have the lowest transmission loss (5-10 dB/km). In CW lawers emitted power levels to about 100 mW (from one side) have been achieved. More modest power levels are. obtained from LFD's (1-5 mW). Excellent progress has been made in identifying and #liminating the major failure mechanisms which plagued early devices. A major failure mode is known to be caused by certain metallurgical defects in the vicinity of the p-n junction. In addition, CW laser diodes can degrade as a result of facet damage. Both of the basic failure modes have been brought under substantial control, and stable device operation for many thousands of hours is being achieved.

and the second s

King, F.D., SpringThorpe, A.J. and Szentesi, O.I. (Bell-Northern Res., Ottawa, Ontario, Can.)
HIGH-POWER LONG-LIVED DOUBLE HETEROSTRUCTURE LED'S FOR OPTICAL COMMUNICATIONS.
pp. 480-83. 1975 International Electron Devices Meeting

The use of light emitting diodes (LED's) in optical communications systems is critically dependent on the availability of high power single fiber compatible devices capable of sustained operation for times in excess of 10⁵ hours. In this paper, the design and evaluation of double heterojunction Burrus (1) type GaAlAs LED's optimized for coupling to large core multimode glass fibers is described.

11563

Simpson, J.E. and deMars, G.A. (Raytheon Res. Div., Waltham, MA)
LIFE TEST OF EBS DIODE AT 200-300 W DISSIPATION. pp. 533-36. 1975 International Electron Devices Meeting

This paper reports life test data on the highest CW power EBS device demonstrated to date. A silicon EBS diode of 60 mm² active area, but with only 10 mm² under electron bombardment, mounted on a water-cooled heat-sink, was operated at 200 to 250 W discipation for 5000 hours. During this period, reverse leakage characteristics were stable but current gain declined in the first 1000 hours. From 5000 to 8000 hours, dissipation was raised to 300 W with a junction temperature which ultimately proved to be over 200°C. Leakage current increased substantially during this period. Cathode deterioration forced a reduction of power to 250 W after 8000 hours. The diode was short-circuited after 9360 hours by the growth of a crystalline projection outside the area of bombardment. Prior to the beginning of the life test, the diode temperature was measured in EBS operation by an infrared technique. A theoretical prediction of CW performance for EBS amplifiers is also given.

11564

the state of the s

Masuhaia, T. and Muller, R.A. (U. of Calif., Dept. of Elec. Eng. and Computer Sci. and the Electronics Res. Lab., Berkeley, CA)
COMPLEMENTARY DMOS PROCESS FOR LSI. pp. 543-46. 1975 International Electron.
Devices Meeting

Through the application of diffused MOS (DMOS) transistors to the design of complementar, MOS circuits, a CMOS process that is simpler and denser than that presently used has been designed and demonstrated. Test circuits using 1 ohm.

cm n-type (100) silicon substrates had the following characteristics: n-channel threshold = 2 V, p-channel threshold = -2 V, B_N/Bp = 1.7. Single inverter and 8 stage inverter chains have successfully been operated with supplies from 3 to 8 volts.

11565

Dishman, J.M. (Bell Labs., Murray Hill, NJ)
LIMITATIONS ON THE MAXIMUM OPERATING
VOLTAGE OF CMOS INTEGRATED CIRCUITS.
pp. 551-54. 1975 International Electron
Devices Meeting

A one-dimensional model has been developed to study the breakdown voltage behavior of an n-channel IGFET in a conventional CMOS integrated circuit. Two parasitic npn bipolar transistors intrinsic to the circuit which shunt the IGFET are found to limit the breakdown voltage below the intrinsic value of the drain/p-tub junction. Turn-on of the parasitics occurs as a result of hole avalanche current flowing in the p-tub at low-level multiplication. Semiquantitative agreement with experimental results is obtained using one adjustable parameter. The model has been used to show how lowering the resistance between the p-tub contact and the n-channel drain reduces the effect of the vertical parasitic.

11566

Sutherland, A.D. and Kennedy, D.P. (U. of Fla., Dept. of Elec. Eng., Electron Device Res. Center, Gainesville, FL) A COMBUTER MODEL FOR LATERAL THERMAL INSTABILITIES IN POWER TRANSISTORS. pp. 569-72. 1975 International Electron Devices Meeting

The formation of hot spots is an important phenomenon accounting for the failure mechanism known as forward second breakdown in power transistors. This paper describes a computer model devised to approximate, in three spatial dimensions, the nonlinear thermo-electric feedback mechanisms producing this phenomenon. The model allows substantial flexibility in the emitter stripe topography, and includes provisions for two forms of emitter ballasting as corrective measures.

Chang, F.Y. and Chang, A.W. (IBM System Prod. Div., Hopewell Junction, NY). CHARACTERIZATION AND MODELING OF BIPOLAR TRANSISTORS FABRICATED WITH COMBINED OXIDE AND DIFFUSED ISOLATION STRUCTURES. pp. 577-80. 1975 International Electron Devices Meeting

Angres and the first state of the property of

This paper presents a theoretical and experimental study on the isolation junction characteristics of bipolar transistors fabricated with combined oxide and diffused isolation structures. Using a quasi two-dimensional approach, the junction capacitance and junction break-down voltage are computed as functions of device design parameters such as impurity concentration profiles and spacing between the diffusion window edges. Threshold voltage of surface inversion is also computed by taking into account the non-uniformity of the boron profiles and the . oron depletion effect. Advantages and disadvantages of forming an N channel stop by reach-up and reach-down boron diff sichs are compared. Experimental results are included to substantiate the theorecical results.

11568

また。 は、日本ので

Anon.
1974 INTERNATIONAL .MICROELECTRONIC SYMPO-SIUM. Sponsored by the International Society for Hybrid Microelectronics. Sheraton-Boston Hotel, Boston, MA, Oct. 21-23, 1974

Sessions:

- I Advances in Thick-and-Thin-Film Materials
- II Hybrid Components Active and Passive
- III Hybrid Manufacturing Technology
 IV Thick and Thin Film Process
 Control
- V Bonding and Interconnections VI Polymers and Hybrids
- VII Hybrid Packaging
- VIII In-Line Quality Control
- IX New Applications for Hybrids
- X Reliability Analysis
- XI Advances in Microelectronics at the University Level

11569

Mandal, R.P. (Itek Corp., Appl. Technol. Div., Sunnyvale CA)
TITANIUM NITROXIDE BURIED-LAYER THIN FILM PASSIVATION. pp. 1-6. 1974 International Microelectronic Symposium

Titanium nitroxide thin films have been deposited as the reaction product of thermally evaporated titanium metal and gaseous nitric oxide. These films have been applied to buried-layer thin

The second secon

film resistor passivation, in which an intermediate layer of titanium nitroxide is sandwiched between resistive and interconnection films. The resistivity of overcoated titanium nitroxide, as-deposited, remains relatively low, providing good electrical contact to underlying resistive films. However, thermal oxidation of exposed areas causes resistivity to greatly increase, forming a desirable insulating resistor passivation layer. The electrical properties of deposited titanium nitroxide films have been examined as a function of deposition and processing parameters applicable to thin film microelectronic technology. Circuit patterns were de-fined by means of additive techniques using metal shadow masks, in addition to conventional subtractive techniques, to aid in the investigation of film characteristics. Data on the influence of deposition and processing parameters, including deposition rate, nitric oxide gas pressure, film thickness, and oxidation time/temperatures, on electrical properties are presented.

11570

Zeien, R.H. (RCA, Solid State Technol. Center, Somerville, NJ) CHARACTERIZATION OF THICK FILM FRITLESS METALLIZATION. pp. 7-15. 1974 International Microelectronic Symposium

A comprehensive study of thick film fritless gold and silver conductor compositions is presented. These materials were evaluated to determine processing requirements and ultimate characteristics, assembly capability and compati-bility with conventional thick film material. Processing and the effects of variations on the fired film characteristics are reviewed, covering screen printing techniques and dry/fire methods. Data are presented on film thickness, resolution, density, adhesion and surface conditions as fired on 96% alumina substrates. The results of bonding tests are examined to determine the effect of variations in fabrication procedures such as firing profiles, sequence firing and shelf life.

Schneider, B., Vinikman, V. and Samuel, A. (ELTA Electronics Ind., Ltd./Israel Aircraft Ind., Ltd., Ashdod, Israel) and Kaplan, E. (Hebrew U of Jerusalem, School of Appl. Sci. & Technol., Jerusalem, Israel) THICK-FILM MATERIAL MICROSTRUCTURE: THE INFLUENCE OF PROCESSING CONDITIONS. pp. 16-24. 1974 International Microelectronic Symposium

This paper describes an investigation into the effects of processing conditions on the microstructure of thick-film materials. Various commercially available pastes from several vendors were stud-The variables of printing, drying, ied. and firing were evaluated for their effects on structure, as applied with equipment used at ELTA. Determination of microstructure was performed using a scanning electron microscope (SEM), which permitted sufficient resolution and depth of focus to provide a clear picture of the formation of interfaces at the crosssectioned samples. The bulk and interfacial structure of the various materials were studied. The differences between bond formation from material to material and material to alumina were clearly observed. Correlations between the effects of processing conditions on electrical parameters were performed with respect to microstructure. Effects of microstructure on adhesion were investigated, as were effects of microstructure on the electrical parameters of sheet resistance and thermal coefficient of resistance (TCR). Finally, a comparison is made between the results obtained with the SEM and the present hypothesis for the material-structure model, along with several proposals for updating understanding of these phenomena.

11572

Cole, S.S. (Engelhard Ind., East Newark, NJ) and Wellfair, G. (Engelhard Ind. Ltd., Cinderford, Engl.)
HIGH TEMPERATURE VISCOSITY CONTROL IN MULTILAYER GLASSES - A NEW CONCEPT. pp. 25-34. 1974 International Microelectronic Symposium

Historically, viscosity of multi-layer glass systems at high temperatures has been controlled by causing crystals to precipitate, thus changing the glass composition to create a more viscous liquid. In addition, the crystals, by their presence, contribute to sluggish flow and increase glass toughness. A radically different and proven concept is discussed in this paper in which crystals are added initially to the glass formulation. The system is termed "Zero-Flow". As the temperature is increased, the crystals are partially taken into solution, thus changing the

composition of the glass and increasing its viscosity. Further increases in temperature result in further crystal solution and still higher glass viscosities are produced. As a result, the higher the temperature, the more resistant to flow the glass becomes. This technique, which is incorporated in a new system of glasses, has been found to offer significant advantages in hybrid multi-layer designs.

11573

Tsen-tsou Shih (Globe-Union Inc., Matls. Res. Dept., Milwaukee, WI)
IMPROVED SILVER-PALLADIUM TERMINATION METALLIZATION FOR THICK FILM RESISTORS. pp. 35-37. 1974 International Microelectronic Symposium

This is a report on one method which was used in an attempt to reduce or eliminate the T.C.R. geometry dependence of a cermet resistor. It was found that this dependence was eliminated by modifying the composition of the silver-palladium metallization. It is believed that the modifying addition neutralizes or compensates the adverse effect of the resistor-termination interactions by doping resistor composition in the contact region.

11574

Graves, J.F. (Westinghouse Elec. Corp., Defense and Electronic Systems Center, Baltimore, MD)
PRACTICAL ASPECTS IN THE DETERMINATION
OF A THICK FILM CONDUCTOR-RESISTOR SYSTEM USEFUL TO 6 GHZ. pp. 38-44. 1974
International Microelectronic Symposium

Visual, mechanical, and electrical test criteria are defined for thick film conductor and resistor materials and empirical quality and performance limits are placed upon their ranges. The conductor materials are investigated pri-marily for porosity line width capability, etchability, and microwave insertion loss while the resistor materials are investigated primarily for no-load thermal age, scratch resistance, voltage resistance, and print-to-print reproducibility. Thick film conductor and resistor materials useful to 6GHz and compatible with each other are discussed and the technique for reworking once-fired resistor materials by touching them up with unthinned resistor paste, refiring, and retrimming is described. Twenty-two commercially available gold thick film conductor materials and ten resistor materials are investigated. Reactivelybonded gold thick film conductor materials are shown to be particularly qualified.

Hamer, D.W. (State of the Art, Inc., State College, PA)
MULTILAYER CERAMIC CAPACITOR CHIPS FOR HYBRID CIRCUITS--THE MANUFACTURING PROCESS. pp. 45-59. 1974 International Microelectronic Symposium

The purpose of this paper is to present, in detail, one specific method, and more generally, several other approaches to making ceramic multilayers. The presentation is made based on an assumption that if one knows something about how a device is made, one can use it more intelligently. It is assumed that the reader will be basically a user of capacitors, and the paper has been written with this in mind. The discussion of the several process aceps includes a description of each operation, how it relates to other process steps, and how quality and performance characteristics of the capacitor can be affected. Emphasis is placed on discussing materials used and how the various process steps affect the materials. Common quality problems, how and where they are created, and approaches to solving them are also discussed.

11576

是一种,我们是一个人,我们是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们

Schupp, J.E. (Airco Speer Electronics, Niagara Falls, NY)
ULTRA LOW OHM CHIP RESISTORS. pp. 6776. 1974 International Microelectronic Symposium

Chip resistors have been designed for the very low resistance range (.25 ohm - 10 ohm). Excellent TCR (less than 150 ppm/°C), high power and close tolerance (1%) are typical of this style chip. These chips are intended for use in hybrid integrated circuits where reflow soldering techniques are employed. The unique, thick, metal-alloy film is applied using proprietary techniques, which impart good TCR and excellent stability under load and temperature. Load life testing has been evaluated up to 8 x rated power and 150°C, with catastrophic failures. The proprietary structure eli-minates problems inherent in the conductor-resistor interface area, usually associated with thick-film metallurgy; it also eliminates opens caused by substrate edges, as well as minimizing the high wrap-around resistance prevalent in thick-film termination materials. Reliability of these resistors has been proven by many hours of life testing. In addition, environmental testing is being performed regularly.

11577

Brownewell, D.L. (Motorola SPD, Linear Integrated Circuits, Mesa, AZ) SOLDER BUMP FLIP CHIP FABRICATION USING CIRCUIT LAYOUT (PART A). pp. 77-82.

1974 International Microelectronic Symposium

This paper is a joint effort by Motorola SPD and Honeywell Computer Division, where by a possible solution to a consumer problem was generated along with advancement of the flip chip device technology which could stimulate greater interest in this assembly method. The objective was to select a device which was applicable to the consumer application, create bumps with the IBM type technology on the standard wire bond pads, and then generate a substrate preparation method which could be used to attach the flip chip reliably.

11578

A STATE OF THE PROPERTY OF THE

Waite, G.C. (Honeywell Info. Systems, Advanced Mfg. Dev., Billerica, MA) SEMICONDUCTOR CHIP ATTACHMENT WITH SMALL BUMB FLIP CHIPS (PART B). pp. 83-87. 1974 International Microelectronic Symposium

This paper describes methods of depositing sufficient material on a Thick Film substrate to permit use of chips with reduced bump volume. Details in the paper describe the volume calculations and artwork design for deposition of solder creme by screen printing. Selection and deposition of a dielectric glaze material to limit the area of solder wetting on the substrate pads is also described. The test vehicle used in the study is a simple 2 bit counter utilizing l4MECL gates. It was fabricated in multilayer format for comparison of operating parameters between eutectic back bonded and solder reflow face bonded chips.

Kakar, A.K. and Polenske, A. (Hughes Aircraft Co., Newport Beach, CA)
ON THE LASER TRIMMING OF THICK AND THIN FILM RESISTORS. pp. 110-18. 1974 International Microelectronic Symposium

This paper deals with the typical 'online' problems in thick and thin film relistor trimming to illustrate the situations which commonly exist. A hard look is taken at basic resistor design and layout, process control parameters and quality control criteria. Thin and thick film resistor geometries are studied as a function of electrical tolerance and desired change in resistance. The concept of worst case programming is introduced as a basic but powerful tool in a production environment. System reliability and maintenance are discussed at length to aid the interested engineer in exploring further into his particular problems.

11580

Cocca, T. and Meyer R. (Raytheon Co., West Andover, MA) and Walter, D. (Raytheon Co., Bedford, MA)
LASER TRIMMING OF THICK FILM RESISTORS FOR MILITARY APPLICATIONS. pp. 119-30.1974 International Microelectronic Symposium

This paper describes the results of a project to determine the feasibility of using an automated laser as a production tool for the resistor trimming of thick film hybrid circuits for military applications. The experimental approach was to compare the reliability of Raytheon's standard thick film resistor abrasive trimming process to the laser trimming process. The results showed that by using a proper thick film material system, automatic laser trimming can be reliabily used for military systems.

11581

Clark, R.J. (GE, Syracuse, NY) and Nakagawa, T. (Toshiba Elec. Co., Tokyo, Japan) THE STD PROCESS -- NEW DEVELOPMENTS AND APPLICATIONS, pp. 131-44. 1974 International Microelectronic Symposium

The STD (Semiconductor-Theromplastic-Dielectric) process was originally developed at the GE Electronics Lab. in Syracuse, NY as a means for mounting and interconnecting transistor and integrated circuit chips without wire bonds. The basic requirements for hybrid integrated circuits necessitated that a more ideal interconnection system be developed, one capable of interconnecting any type of IC chip to its circuit and package in a reliable manner and at a competitive cost. It was felt that the original STD

process, which has been disclosed in previous papers, had this potential. It offered many unique advantages over competitive methods. Its main strengths were: it was amenable to batch procesit featured a compatible intermetallic system and it lent flexibility in the choice of the substrate material. This paper deals with the development of the STD Process through several different phases; it covers process descriptions, electrical and mechanical characteristics, problem areas and comparisons with other interconnecting techniques. Test vehicles are described along with potential applications.

11582

Ertel, A. (Mica Corp., Culver City, CA) THE FABRICATION, ASSEMBLY AND TEST OF HYBRIDS ON EPOXY-FIBER GLASS SUBSTRATES. pp. 145-53. 1974 International Microelectronic Symposium

In this article a description is given of a resistor-conductor substrate and of a conductor substrate utilizing an epoxyglass core. The subtractive etch fabri cation techniques are presented. Methods of bonding semiconductor chips at low temperatures and techniques of wire bonding are detailed. Typical circuits are shown. Also described are test results of laser trimmed resistors fabricated on epoxy-glass substrates. A scanning electron microscope is utilized to show the surface appearance of trimmed resistors and the effect of the laser beam on the epoxy-glass substrate. Re-sistor line widths as fine as 0.03 miliimeters and conductor line widths of 0.03 millimeters were used. Data and curves are presented showing the relationship of resistor size to power dissipation on the epoxy-glass substrates. Techniques and advantages of multilayered epoxy-glass microcircuits compared to ceramic are part of the presentation.

Fraconville, F., Kurzweil, K. (Compagnie Honeywell Bull, Saint-Ouen, Fr.) and Stalnecker, S.G. (Microcircuit Eng. Corp., Mount Holly, NJ)
SCREEN: ESSENTIAL TOOL FOR THICK FILM PRINTING. pp. 154-63. 1974 International Microelectronic Symposium

Many variables in thick film printing were studied and described in the literature. They refer generally to paste behavior and printing conditions A relatively neglected item in the thick film process is the stencil screen which must be of high quality for successful, repeatable printing. Different screen types will be reviewed, comparison of the metal mask versus the emulsion screen for different applications will be presented. The main characteristics and advantages of direct-emulsion type screens will be discussed in terms of screen quality control for repeatable printing with special attention to screen tension evolution during its life-time and to selection of the proper solvent for screen cleaning. The influence of various screen parameters will be documented by typical printed exam-ples and methods of control of these parameters in production will be described.

11584

Piccoli, S.c. (Itek Corp., Appl. Technol. Div., Sunnyvale, CA)
SCANNING ELECTRON MICKOSCOPY (SEM) PROCESS CONTROL OF THIN- AND THICK-FILM MICROCIRCUIT MANUFACTURE. pp. 164-72.
1974 International Microelectronic Symposium

This paper discusses the use of the SEM, or SEMography, for routine micro control of some of the processes used in making military and commercial hybrid microcircuits. These include high- and low-density conduction runs as well as high component placement densities. The SEM technique is necessary for absolute process control of certain hybrid microcircuit process parameters. Microscopes are subject to emotion, eye deficiencies, eye fatigue, sole observation and hence subjectivity. With the SEM, mass viewing is possible. Examples of the use of the SEM to reveal subtle process variances, undetectable microscopically, where process controls should be implemented, are described. These are: 1, laser trimmed resistors, 2) stacked 1-mil round aluminum bonding wire, 3) stacked ribbon wire, 4) thin-film chromium silicide sputtered process defects, 5) SEM X-ray dispersive technique to reveal outof-control processes, 6) ultrasonic bonding tool examination during process control, and 7) auger electron spectroscopy of miniscule process variations.

11585

Tsunashima, E. (Matsushita Elec. Ind. Co., Ltd., Wireless Res. Labs., Osaka, Japan)
RESISTANCE SENSITIVITY FO'ND IN THICK-FILM RESISTORS UNDER MIGH-VOLTAGE STRESS AT THE RESTRICT CONDITION OF NO CURRENT-CARRYING. pp. 173-79. 1974 International Microelectronic Symposium

Thick film materials, as grazed resistor and electrode, are made use of in discrete components also, and, new fields of their application are found as voltage divider for the stabilization of high voltage supplied to cathoderay tube; the merit of adopting grazed resistors lying in being able to obtain high allowable temperature, miniaturization of components, and long-term voltage stability. The adnormal phenomena of high voltage stability, met with in developing the high voltage divider of thick film materials, and their evaluation methods are described herein. it has also been proved experimentally that there exists the phenomena that changes of resistance value occur in the status where voltages of several kV orders are applied statically with no current flowing. The long-term stability of high voltage circuits has been established by the addition of new evalua-tion methods and the designing of thick film materials and high voltage dividers.

11586

Jefferson, C.F. and Thomas, C.E. (Dale Electronics, Inc., Norfolk, NE) CALIBRATION OF THICK FILM RESISTOR PASTES BY WEIGHT. pp. 180-86. 1974 International Microelectronic Symposium

A procedures is described for the calibration of resistor pastes by weight. This procedure can be made analytical, since the problems associated with obtaining accurate thickness measurements are minimized. The task of coordinating values assigned by the vendor and values obtained in-house is simplified. When the procedure is applied to production situations, correlation between calibration values and production values can be maintained with a minimum of set-up time.

Webster, R. (Honeywell Info. Systems, Boston Computer Operations, Advanced Mig. Dev., Billerica, MA) FINE LINE SCREEN PRINTING YIELDS AS A FUNCTION OF PHYSICAL DESIGN PARAMETERS. pp. 187-98. 1974 International Microelectronic Symposium

The current design trend in thick film hybrids is toward larger substrate size and narrower conductor lines. This paper documents the results of a study undertaken to determine the effect of line width and spacing, substrate size, and conductor length on the occurrence of common screen printing defects. Development of a screen printing test pattern and a data reduction software routine are also described. Recommendations for selection of line width/spacing and substrate size are presented.

11588

A STANTANT OF THE STANTANT OF

.11, J.R. and Culp, R.E. (Martin Prietta Aerospace, Denver, CO)
RELIABILITY CONSIDERATION FOR ULTRASONIC WIRE BONDING ON THICK FILM CONDUCTORS.
pp. 199-204. 1974 International Microelectronic Symposium

Aluminum ultrasonic wire bond failures were experienced in a relay driver hybrid circuit. The failures were found to be breaks at the bond heel of first bonds. Subsequent analysis showed that the bond heel breaks had a secondary relationship to the actual problem of in-sufficient bond strength in the immediate area of abrasive trimming. Possible solutions to this problem were evaluated and these results will be presented. One solution was selected which effectively reduced the conductor surface damage. Our experience to date has shown it has successfully provided bond strength which meet our specification requiremenis.

11589

DeDoskey, W.R. and Rajac, T.J. (IBM, System Dev. Div., Nanassas, VA) MECHANICAL THERMAL PULSE BONDING. pp. 205-20. 1974 International Microelectronic Symposium

Device-to-package interconnections have traditionally taken two basic forms; solder bumps and wire bonding. Solder bumps provide ganged attachment. Wire bonding is quite flexible in both design application and mechanical package aspects. But, wire bonding by either thermocompression or uitrasonics remains today a sequential wire-by-wire process. The Mechanical Thermal Pulse (MTP) process presents an opportunity to achieve a combination of the above advantages without necessarily including the disadvantages. The objective of this in-

vestigation was to determine the potential for gang attachment of aluminum leads to integrated circuit devices.

11590

Cheriff, F.J. and Salzer, T.E. (Raytheon Co., Equip. Dev. Labs., Sudbury, MA) HIGH RELIABILITY ULTRASONIC WIRE BOND-ING. pp. 221-27. 1974 International Microelectronic Symposium

The Captive Line concept has proven to be an effective means for production of high-reliability components for critical defense applications. The report summarizes the technology and equipment which was developed for production of High-Rel ultrasonic wire bonds at four different Captive Line vendors. A second force channel was added to the bonding machine which aided the determination of optimized bonding parameters. Methods were developed to eliminate the transfer of vibrations originating external to the bonder to the bonding tool and to greatly reduce the amount and the effect of vibrations introduced by the motions of the bonder itself. New specifications were developed for control of wire quality and electrical and mechanical tests were developed to insure performance. In addition, a new container was developed which was both a shipping container and housing for the wire while it was stored or used on the machine.

11591

Rodrigues de Miranda, W.R. and Oswald, R.G. (Honeywell Aerospace Div., St. Petersburg, PL)
CHANGES IN STRENGTH AND RESISTANCE AFTER BURN-IN OF ALUMINUM WIRE BONDS TO THICK AND THIN FILM GCLD. pp. 228-44. 1974
International Microelectronic Symposium

A series of tests was made to determine the effects of burn-in times and temperatures on aluminum ultrasonic wire bonds made to various thin and thick film gold conductors. Test substrates, simulating hybrid devices, consisted of alumina ceramic covered with 1) a screenedon thick film gold conductor pattern, and 2) a thin film deposited and subsequently etched gold-nickel-nichrome pat-Resistance measurements, followed by destructive pull tests, were made on at least 25 wires on each conductor type at 0 hours, after storage at 125°C for 90 hours, respectively. Wire resistance pull strength and break point were recorded. Data was evaluated statistically and mean and standard deviation values were determined for each group. Distribution plots were made on normal probability paper to determine the percentage of low strength bonds in each group. Materials which indicated less than 0.01 percent of bond population at or below 2 grams at any of the exposure times were considered accetpable

AND THE PROPERTY OF THE PROPERTY OF THE PARTY OF THE PART

Lenhardt, B.W. and Youngberg, D.A. (Bendix Corp., Kansas City, MO)
REMOVAL OF HYBRID MICROCIRCUIT BEAM-LEAD
DEVICES FOR POSTMORTEM TESTS. pp. 24548. 1974 International Microelectronic
Symposium

对出现的联络政治企业社会依然

The assembly of hybrid microcircuits (HMC) generally utilizes the process of thermocompression bonding to attach beamlead components to the substrate. Several reasons may dictate the need to remove and replace one or more beam-lead devices (BLD) on a hybrid. A scrape-off technique that is generally used throughout industry to remove beam-lead devices can seldom remove the beam-lead device intact and undamaged. This paper describes a technique that can successfully remove beam-lead devices from a hybrid and maintain the device integrity for postmortem tests, and that does not adversely damage substrate metallization or the hybrid circuit.

11593

Piccoli, S.C. (Itek.Corp., Appl. Technol. Div., Sunnyvale, CA) A CASE FOR BETTER EPOXY PERFORMANCE TEST-ING AND NEED FOR STANDARDIZED FORMULA-TIONS. pp. 249-55. 1974 International Microelectronic Symposium

The circuits of many microelectronic devices fail because many plastic adhesives have not been rated for actual service environment. Mechanical and electrical stressing can accelerate failure of the adhesive bond so that marginal units fail under service conditions. Chemical catalysts present can cause interaction between components and break down the epoxy bond while the device is in the assembly process after the epoxy has cured. Thermal shock can break down the adhesive properties and even cause degradation of electrical conductivity of conductive epoxies. Claims that epoxy chemistry has kept pace with electronic packaging technology are not true. Several aspects of epoxies are also discussed.

11594

Bagnall, R.T. and Schroter, S.G. (Raytheon Co., Quincy, MA) SELECTION AND CONTROLS OF POLYMERS USED IN THE MANUFACTURE OF HYBRID CIRCUITS. pp. 256-63. 1974 International Microelectronic Symposium

Raytheon instituted a study program whose objective was to design and evaluate tests that could be used as an aid to both select and control polymers. The main areas of investigation were as follows: (1) Weight loss, (2) Conductivity, (3) Particle Size, (4) Shear Strength,

(5) Bleeding, (6) Corrosion, (7) Viscosity, and (8) Shelf Life. Some Thirty epoxy materials, including conductive (silver and gold) and non-conductive polymers, were subjected to these tests. Over 400 samples were prepared and tested both initially and as function of Life. The results showed large differences in the materials and also that no one material excelled in all areas of investigation.

11595

Licari, J.J., LaChapelle, T.J., Braun, G.W. et al. (Rockwell Internatl., Autonatics, Anaheim, CA)
CONFORMAL POLYMER COATING FOR NON-LIDDED HYBRID MICROCIRCUITS. pp. 764-71. 1974
International Microelectronic Symposium

A brief review of the advantages and limitation of various polymer coatings for use on hybrid microcircuits is presented. The results of an experimental program to determine the feasibility and reliability of using a thick silicone coating as a replacement for a hermetic package are presented. Test circuits coated with 5 to 20 mils of a high purity, 100% solids, silicone successfully passed many severe environmental tests, some exceeding MIL-STD-883 requirements. Though showing promise as a low-cost packaging method, the use of polymer coatings in lieu of metallurgically scaled packages for military specifications will require further improvements and standardization in interconnection and device passivation methods. Further, more statistical data on the long-term reliability of polymer coated hybrids will be necessary.

11596

Hernandez, L. (Cutler-Hammer, AIL Div., Melville, NY)
EPOXY TECHNIQUES FOK HYBRID MICROWAVE
INTEGRATED CIRCUITS. pp. 272-75.
1974 International Microelectronic
Symposium

Although the use of epoxies in manufacturing hybrid microelectronics at VHF frequencies is well established, their use at microwave frequencies is not widely known. We have developed PIN diode attenuators in MIC configurations at 15 GHz and other MIC's (mixers, oscillators, medium-power amplifiers) in the 2 to 4 GHz range. We have also used epoxies on space-qualified 1-GHz MIC hardware. This paper describes some of the epoxy techniques used to produce and modify hybrid MIC's at microwave frequencies.

Commence of the Commence of th

Kasatkin, A. (Analog Devices Semiconductor, Wilmington, MA)
THE USE OF EPOXIES FOR HIGH VOLUME PRODUCTION OF MICRO ELECTRONIC COMPONENTS.
pp. 276-78. 1974 International Microelectronic Symposium

Epoxies are usually selected for microelectronic applications because of their unusual combination of properties not obtainable with any other type of plastic. They posess good chemical resistance, high electrical insulation and excellent mechanical properties. In addition shrinkage is very low on curing, and the adhesive are outstanding. These resins can be used as 100% solids system. Low viscosities can be obtained without the use of solvents. Epoxy resins can be cured anywhere from room temperature up to 150°C. Since there are a multitude of different hardeners available for curing these resins, epoxies can be tailor-made to fit specific applications. This combination of properties makes the epoxy resins the most versatile plastic known today. The information presented here is directed toward those involved in or associated with packaging and sealing microcircuits.

11598

Walker, J. (Dexter Corp., Hysol Div., Industry, CA)
THE PERFORMANCE OF LIQUID EPOXY ENCAPSULANTS IN SEMICONDUCTOR APPLICATIONS.
pp. 279-82. 1974 International Microelectronic Symposium

In the last five years, vast improvements have been made in the electrical, thermal, and environmental performance of epoxy based systems as semiconductor encapsulants. These improvements have been most evident and widely publicized in the molding powder products, but similar advances have occurred in the liquid products. Data is presented which illustrates the performance levels which have been achieved with liquid encapsulants and the technological advances which have made this possible are discussed. The data presented includes device performance after exposure to 85°C to 85% R.H., pressure cooker, high temperature reverse bias, thermal shock, and thermal cycling. Results on these tests are correlated with the physical properties of the epoxy encapsulant and its chemical composition

11599

Rees, G.H. (Brush Wellman Inc., Chem. Met., Prod. Dev. and Res., Elmore, OH) PROCESSING AND PROPERTIES OF BERYLLIA SEMICONDUCTOR CARRIERS. pp. 283-92. 19.4 International Microelectronic Symposium

Extreme thermal conditions are met with the use and proper design of semiconductor (chip) carriers. In a computer simulated operation of device, the is reduced from 27°C/watt for alumina to 4.8°C/watt with beryllia. Only minor modifications of alumina substrate processing are required to accommodate Commercially available nobel beryllia. metal and base metal cermet pastes, as well as refractory metallizations, yield typical adhesive strengths. Dimensional tolerances and surface quality are factors influencing metallization conditions and heat transfer. Joining considerations are discussed.

11600

Meyer, D.E. (Tex. Instr. Inc., Semiconductor Group, Mfg. Process Lab., Dallas, TX)
MEASUREMENT AND CONTROL OF ATMOSPHERE
IN HERMETICALLY SEALED SEMICONDUCTOR
PACKAGES. pp. 293-96. F30602-74-C-0203.
1974 International Microelectronic Symposium

The package atmosphere of a hermetically sealed semiconductor device has an effect on the device reliability, either as an indirect contributor to various failure modes or directly responsible for specific failure modes. TWO common failure modes attributed to undesirable package atmospheres may be involved. One disturbs the basic electronic functions of a device junction such as inversion, channeling, charge spreading or surface leakage. The other basic mode chemically alters, the physical components of the devices. A typical example is corresion of metallization or bonds. Each of these basic modes along with the effects of moiscure are investigated.

Hobson, L.D. (Burr-Brown Res. Corp., Tucson, A2) FRUSTRATIONS OF LOW COST PACKAGING AS SEEN BY A HYBRID CIRCUIT MANUFACTURER. pp. 297-302. 1974 International Microelectronic Symposium

A program to "Build Your Own Package" was started. This paper traces some of the options reviewed and some of the frustrations endured. In the interest of both design versatility and low cost, emphasis was given to a glass and/or ceramic package. The objective was to develop a package configuration that would allow the thick film screening of resistors, crossovers, and interconnects on one surface of the package. This assembly must be compatible with eutectic and/or epoxy die attachment and either ultrasonic or thermo-compression wire bonding techniques. Completed packages must have good mechanical integrity and environmental characteristics consistent with glass or ceramic packages.

11602

Nelson, D.R. (Bendix Corp., Elec. Components Div.)
THE DESIGN OF FLEXIBILITY OF GLASS WALLED MICROELECTRONICS PACKAGES. pp. 303-05. 1974 International Microelectronic Symposium

Manufacturers and users of microelectronics circuitry have numerous alternatives for packaging and protecting their circuits. Among the choices is the glass to metal sealed flat-pack. Glass to metal sealed micropackages offer the flexibility of different lead quantities and configurations without major retooling. They also can be easily interchanged between metal base, ceramic base, and modupack designs. All this in a package that has demonstrated a consistent sealing capability of less than 1 x 10-8 cc/sec air leakage can be attractive to the potential user. Not only does he have design flexibility, but he also need not lose a large number of expensive substrates due to poor package sealing yields.

11603

Samuelson, M.O. (Martin Marietta Aerospace, Orlando, FL)
HOW TO ACHIEVE AND MAINTAIN HIGH YIELDS
IN HYBRIJ PACKAGE HERMETIC SEALING PROCESS CONTROL IS THE ANSWER. pp. 30619. 1974 International Microelectronic
Symposium

This paper discusses both resistance (projection) welding of metal packages from small TO-5 cans to large round and rectangular packages and parallel seam

welding and soldering of flat packs. Process development and certification, electrode design and maintenance, electrode changeover and aligment, weld schedule development and certification, process control and leak testing are discussed in detail. A unique weld schedule development technique using an isoleak diagram is explained. This paper is the results of setting up a package sealing capability in a prototype and small production facility for building hi-rel military hybrid circuits to MIL-STD-883 and MIL-M-38510 requirements. It should be of interest to anyons setting up their own sealing capability or having trouble with yield in an existing production facility.

11604

Feinstein, J.H. and Leven S.S. (Westinghouse Elec. Corp., Defense and Electronic Systems Center, Baltimore, MD)
A PRACTICAL QUALITY CONTROL PLAN FOR THE THICK FILM PROCESS. pp. 320-29.
DAABO7-73-C-0326. 1974 International Microelectronic Symposium

A quality control plan for the thick film process is presented for industry review. This is a universal plan that can be adapted to the particular needs of a circuit, system, or a thick film facility. The key processing steps are individually defined, and thick film failure modes and inlure mechanisms are identified. Inspection steps and procedures designed to detect and to prevent these failures are discussed. Process flow charts are provided to show the inter-relationships between the processing steps and the inspection steps.

11605

Youngberg, D.A. and Lenhardt, B.W. (Bendix Corp., Kansas City, MO) CHARACTERIZATION OF THERMOCOMPRESSIGN BONDING PARAMETERS FOR BEAM-LEAD BONDING. pp. 330-35. 1974 International Microelectronic Symposium

Thermocompression (TC) bonding is a technique used to weld two similar materials by application of heat and pressure for a specific time. To obtain reliable, consistent beam-lead attachment by TC bonding, each bonding parameter value must be known and controlled. bonding schedules are developed to determine parameter boundary values that depend on the fundamental physics of the bonding process. This necessitates thorough TC bonder characterization (definitions of limits). This paper discusses the practical considerations of beamlead wobble-tool bonding and describes the techniques used to characterize bonding tool temperature, work-stage temperature, bond time or wobbie speed, and bond force.

Pantanelli, G.P. (Bell Telephone Labs., Inc., Allentown, PA)
MEASUREMENT OF THE SOLDERABILITY OF THICK FILM CIRCUITS. pp. 336-46. 1974
International Microelectronic Symposium

A technique to obtain quantitative measurements of solderability is presented here. This technique, which is directly applicable to thick film components, measures the forces acting on a sample partially immersed in a molten solder by using a meniscometer solder—ability tester. The progress of wetting is followed and the time required to achieve a given degree of wetting, together with the final wetting forces give the required quantitative and non-subjective measures of the solderability or non-solderability of thick film circuits. This report shows several possible applications of this technique to the thick film soldering technology.

11607

为一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人

Riemer, D.E. (Boeing Electronics, Microelectronics Div.) DEPOSITION WEIGHT, A POWERFUL CONTROL TOOL FOR THE THICK FILM PROCESS. pp. 347-52. 1974 International Microelectronic Symposium

Thick film technology is capable of mass producing electronic components with precise mechanical dimensions. This paper is investigating the conversion of the amorphous thick film ink into electronic hardware of well defined shape. A concept is presented that is based on volume as the critical parameter of the electronic component and the thick film process. Solids content, density and deposition weight are introduced as part of the volume concept. Deposition weight is discussed as the control parameter for the screening operation which offers greater resolution, accuracy and convenience than the commonly used thickness.

11608

Ford, J.R. (Gen. Dynamics Pomona Div., Hybrid Production Facility, Pomona, CA) SPOT - AN IN-LINE QUALITY CONTROL SYSTEM FOR HYBRID MICROELECTRONIC ASSEMBLIES. pp. 353-55. 1974 International Microelectronic Symposium

The Systematic Process Observation Technique (SPQT) is developed from a basic definition of Process Control requirements. It employs an observation method similar to "work sampling" as used by Industrial Engineering in work measurement. Emphasis is placed on a technique that is problem preventative oriented. Corrective action lag permits discrepant products to be made during the interval between problem detection and problem correction. When the preventive and

corrective action controls are tied together the system becomes "closed-loop".

11609

Eisermann, D.E. and Halyard, S.M., Jr. (IBM, Manassas, VA) CHARACTERIZATION OF POLYMERIC MATERIALS USED IN MICROELECTRONIC DEVICE BONDING. pp. 356-67. 1974 Liternational Microelectronic Symposium

Several conductive and nonconductive epoxy systems recommended for use in microelectronic device bonding applications have been characterized by thermal analysis and analytical techniques. Data on such properties as degradation temperatures, weight changes as a function of temperature, coefficient of expansion, second-order transition temperature shrinkage behavior and pean exothermic reaction temperature of polymeric materials were determined to be important in order to optimize curing conditions for specific polymer applications. Thermal analysis has successfully been used in observing the shrinkage behavior of some conductive gold and silver fil-led resin systems. Fluctuating contact resistance readings in ohmic die honds had been experienced in microelectronic packages using conductive epoxy systems, necessitating a change to eutectic die bonding for uniform ohmic contacts.

11610

Thun, R.E., Greetham, D.E. and Cserhalmi, N. (Raytheon Co., Bedford, MA)
COMPLEX BEAM-LEADED LOGIC AND MEMORY ARRAYS FOR EFFICIENT HYBRID PACKAGING.
pp. 368-75. 1974 International Microelectronic Symposium

A family of digital beam-lead devices in bipolar technology is described, utilizing from 50 to 60 gold beam leads per device. The logic devices are master arrays containing from 40 to 300 gates. These arrays can be personalized easily to implement complex high-speed digital designs. A compatible family of high-speed memory devices is also provided. The entire family of devices can be utilized in thin film as well as thick film hybrid assemblies. Interconnect networks are routed by computer to achieve a short development cycle. Various functions developed for a number of military programs have amassed 6 million device hours without failure.

Rocsis, A., Leroux, A., Richard, S. et al. (Université de Sherbrooke, Sherbrooke, Québec, Can.)
A THICK FILM HYBRID ELECTRONIC WATCH PROTOTYPE. pp. 376-84. 1974 International Microelectronic Symposium

Microelectronic digital wrist-watches mark a radical departure from the way man has told time for centuries, since conventional mechanical watches using a balancing wheel may have as many as 100 moving parts. In order to reduce wear and increase accuracy most of presently known electronic wrist-watches use a quartz crystal as time base. While some models are still using a stepping motor and the conventional analog rotary display, digital electronic watches have no moving parts at all. Instead they transform the oscillator frequency into a signal used to control either a LED or a liquid crystal display. In the wrist-watch we developed, as stated by the design requirements, we used a Monsanto MAN3H seven segment display. The entire electronic circuit is represented in this article.

11612

Groves, H.T. (Litton Data Systems, Van Nuys, CA) INTEGRAL LED DISPLAY/DRIVE CIRCUIT PACK-AGING. pp. 385-94. 1974 International Microelectronic Symposium

This module contains eight 35 dot alphanumeric LED arrays, with their associated drive and memory circuitry made of off-shelf CMOS devices. The package is a custom multilayer ceramic type with two separate sections, one for the drive and memory circuitry, the other for the LED display. The two sections are interconnected via buried traces in multilayer package. A new redundant LED wiring method is used on the arrays to give a reliability increase of several fold over designs using a more conventional wiring method. The section containing the drive and memory circuitry is hermetically sealed, and the LEDs in the other section are covered with a clear molded epoxy material for environmental protecticn.

11613

Peters, J.A. (Bendix Corp., Kansas City, MO)
AN ACTIVE LASER TRIMMER FOR PRODUCTION
TRIMMING OF FUNCTIONAL HYBIRD MICROCIRCUITS. pp. 395-97. 1974 International
Microelectronic Symposium

The output functions for hybrid microcircuits are required to be within one percent or better of design value. A computer-controlled YAG laser trimmer

was developed to increase the resistance of the deposited resistors that control output such as voltage, current, frequency, and time interval. The computer program contains information on each circuit transfer function and each related trim resistor to predict the required cut length. This system makes use of repetitive sampling during a short interval when power is applied to the circuit, and trimming is performed during a much longer interval when power is off. This provides for rapid trimming of functions with short duty cycles. Early results show that the active laser trimmer is a sacisfactory production method for obtaining close-tolerance electrical functions.

11614

and the first of the second second

Richardson, T.W. and Parks, P.F. (Electro Sci. Ind., Inc., Portland, OR) A METHOD OF OBTAINING OPTIMUM TRIMMING PERFORMANCE FROM A LASER SYSTEM. pp. 398-401. 1974 International Microelectronic Symposium

The resources available for achieving requirements placed on laser resistor trimming are usually limited to the laser system itself, a microscope and the operator. This paper describes a method of using these resources to achieve resistor trimming specifications. The laser system is used to achieve optimum target values and short-term room temperature stability. This is done by programming laser power, Q-switch repetition rate, cutting speed, types of trim, target values and types of measurements used. The microscope is used in conjunction with the laser system to assure cleanliness and other physical aspects of the kerf, and to assure that trim paths remain within geometrical requirements.

Michel, B. (L.T.T. Co., Fr.) HIGH RELIABILITY COMPLEX HYBRID INTE-GRATED CIRCUITS. pp. 402-04. 1974 International Microelectronic Symposium

This paper summarizes a study made on the mounting techniques being used to produce complex hybrid integrated circuits. The purpose of the study was to develop higher reliability for these circuits. In the study, products made by different processes were submitted to mechanical and thermal stresses to determine their tolerance limits. Each manufacturing process was qualified, and a qualifying procedure was specified for each component used in the circuits. To verify the reliability obtained with these techniques, an accelerated lifetest program was conducted in which 326 circuits were submitted to typical operating conditions for 10,000 hours at a temperature of 70 degrees C. The failure rate was $0.3 \times 10^{-6}/h$. Variation in the ceramic capacitors were shown to be the main cause of failure. The failure rate for these components was estimated to be $1.35 \times 10^{-7}/h$ under a more severe qualifying procedure.

11616

,这种是一种,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人

Szekely, G.S.
MEASUREMENT ACCURACY, PRECISION AND
REPEATABILITY WITH RELEVANCE TO ELECTRICAL TESTING OF MICROCIRCUITS. pp. 40510. 1974 International Microelectronic
Symposium

Profit or loss, meeting or slipping delivery schedules, passing or failing source inspection, and numerous other woes are intimately tied up with what is and what isn't known about "accuracy", "precision", "repeatability" and "allowable instrument errors in electrical-measurement processes. This article will explain the meaning of twelve important terms labeled Basic Considerations, including those of "systematic error", "random error", "electrical accuracy", "sensitivity", and others. Special attention is devoted to thermal, aging, and contact effects in dc measurements, using both torque-type and digital meters. Under the heading of "Practical Application", the error contributions from cur-rent forcing and from voltage measuring are calculated, as referred to a real-life example of an automated system for testing IC's. These are supplemented by a tabulated linear summation of the worst-case aggregates of all existing uncertainties the user of such a test system must face. Accuracy versus precision are further illustrated.

11617

Slaughter, E. (Singer Kearfott Div.,

Wayne, NJ)
HYBRID RELIABILITY. pp. 411-17. 1974
International Microelectronic Symposium

Although there is an intrinsic reliability improvement with the use of hybrid microelectronic devices over an equivalent discrete component part circuit; reliability is not necessarily inherent in the hybrid circuit unless proper care has been exercised in the development and build of the hybrids. A historical review of hybrid usage over the past five years has shown conclusively that there must be certain established controls in the design phase as well as the build phase to assure reliable devices. Data from some 200,000 hybrids have been analyzed to determine their reliability or failure history versus the depth of control exercised by the user over the manufacturing source during this period.

11618

Sulouff, R.E. (Martin Marietta Aerospace, Orlando, FL)
TIME DEPENDENT RELATIONSHIPS IN SOLDER INTERCONNECTIONS. pp. 418-26. 1974
International Microelectronic Symposium

The leaching of thick film materials by solder is recognized as a maufacturing and reliability problem. This paper de-velops the time dependent relationships of adhesion for platinum-gold pads soldered with tin based (95% Sn-5% Ag) and lead based (97.5% Pb=1.5% Ag-1.0% Sn) solder. The mathematical correlation of time and demperature to intermetallic growth is derived. The intermetallic formation and its relation to loss of adhesion is developed through mechanical testing and metallurgical investigation. The failed surfaces and metallurgical sections are investigated with a scanning electron microscope and energy dispersive x-ray analyzer to identify adhesion factors and intermediate phases. The loss of adhesion prior to complete transformation of the platinum-gold to intermetallic compounds is theorized to be due to the tensile forces introduced by the growth of the intermetallics. The "salf-rising' effect pulls the glass frit system and results in a mechanical loading.

٠,

The state of the s

Lasch, K.B. and Lynch, K.S. (Raytheon Co. Missile Systems Div., Burlington, MA)
INTEGRITY OF SOLDER JOINTS CONNECTING NICKEL LEADS TO THICK FILM METALLIZATION ON CERAMIC SUBSTRATES. pp. 427-40.
1974 International Microelectronic Symposium

Solder joints connecting nickel rib-bon leads to thick film metallization on ceramic substrates have been visually characterized and their strengths measured. A direct correlation was found between solder joint fillet height and strength. Changes in the visual appearance and strengths of the solder joints resulting from thermal aging have been experimentally investigated. Metallography has shown that solder joint strength degradation is accompanied by the formation of two new regions; one at the solder/thick film interface consisting of gold, platinum, tin, and pal-ladium, and another at the solder/nickel lead interface consisting of nickel and tin. Quantitative data is presented showing the solder joint strength as a function of exposure time at three dif-ferent temperatures: 100°C, 125°C and 150°C. By extrapolation, solder joint degradation rates are obtained for more benigh conditions: 0.6 lbs./year at 40°C from an initial strength of 4 lbs.

11620

Pirie, G.D. (Boeing Electronics, Microelectronics Div.) ELECTRICAL SCREEN FOR HIGH RELIABILITY HYBRED CIRCUITS. pp. 441-49. 1974 International Microelectronic Symposium

The work described in this paper was undertaken to develop a screening method that would allow evaluation of the interrelated effects of a large number of components functioning as a unit to replace the traditional component screening techniques. In order to do this we have borrowed some techniques from the measurement industry, combined them with automatic testing, data reduction, statistics and data printout to provide an efficient cost effective method of achieving a measure of the reliability required for extreme applications, both from an individual unit and lot acceptance point of view.

11621

Mazenko, J.J. (Hughes Aircraft Co., Fullerton, CA) THE RELIABILITY OF BEAM LEAD SEALED JUNCTION DEVICES. pp. 450-59. F30602-73-C-0204. 1974 International Microelectronic Symposium

Preliminary results will be reported

on a study in which over 3,000 beam lead I.C. devices, consisting of two digital and two analog types from four major beam lead device manufacturers, were characterized electrically and mechanically, sub-divided into hermetic and non-hermetic groups, and subjected to stress tests and life tests per MIL-STD-883.

11622

Johnson, G.W. and Henderson, H.T. (U. of Cincinnati, Dept. of Elec. Eng., Solid State Electronics Lab., Cincinnati, OH) ATTENUATED TOTAL INFRARED INTERNAL RE-FLECTION FOR CHARACTERIZATION OF ELECTRONIC FILMS. pp. 460-68. 1974 International Microelectronic Symposium

Attenuated Total Reflection (ATR) infrared spectroscopy utilizes the evane-scent non-traveling wave which penetrates or tunnels into a completely reflecting barrier. If a finite and characteristic extinction coefficient exists in the surface film or material, energy will be absorbed at or near the characteristic frequency of the surface layer. In this way the surface layer can be sampled and characterized from the substrate side as to composition and structure near the interface (over a range of a several hundre angstroms), although the surface film may be opaque for normal transmission spectroscopy. Further, a selective sampling is possible for the state of the critical film-interface region. This method is then extended to the study of various thick film pastes, common to the hybrid electronics industry. These initial studies suggest that ATR is capable of putting some analytical science into a primarily empirical area and possibly predicting electrical and thermal stability by non-destructive chemical characterization of the film-substrate interface.

Patel, D.N. and Williams, L., Jr. (N.C. A&T State U., Elec. Eng. Dept., Greens-METALLIC OXIDE SWITCHES USING THICK FILM TECHNOLOGY. pp. 477-85. MGR 34-012-004. 1974 International Microelectronic Symposium

the state of the s

Metallic oxide thick film switches were processed on alumina substrates using thick film technology. Yanadium pentoxide in powder form was mixed with other oxides e.g., barium, strontium copper and glass frit, ground to a fine powder in a micromill and pastes and screen printable inks were made using commercial conductive vehicles and appropriate thinners. Some switching devices were processed by conventional screen printing and firing of the inks and com-mercial cermet conductor terminals on 96% alumina substrates while other were made by applying small beads or "dots" of the pastes between tiny platinum wires. Processing involved heat treatment at varying temperatures up to 1000 degrees C in vacuum, argon, reducing atmospheres, and air firing in a tunnel kiln. Resistance - temperature tests showed resistance changes by factors of 1000 to 10,000 at various critical temperatures between 50 to 90 degrees C. Static and dynamic volt-ampere and pulse tests performed indicate that the switching and self oscillatory characteristics of these devices could make them useful in memory element, oscillator, automatic control applications, etc.

11625

是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人

Condra, L.W. (Bell Labs., North Andover, MA) and Svitak, J.J. (Western Elec. Co., Princeton, MJ) and Pense, λ.W. (Leheigh U., Bethlehem, PA) THE HIGH TEMPERATURE DEFORMATION PROPER-TIES OF GOLD AND THERMOCOMPRESSION BOND-ING. IEEE Trans. on Parts, Hybrid and Packaging PHP-11, no. 4,290-96, Dec. 1975

The flow stress of a high purity gold has been determined so that the contri-bution of plastic flow to the gold-gold thermocompression bonding process can be evaluated. These compression tests at 25°C, 158°C, 311°C and 458°C indicate that for deformations over 15% the flow stress and the work hardening coefficient decrease rapidly with increasing temperature. Correlation of the compression test results and beam leads bonding experience indicates that high purity golds having a hardness of about 30 DPH would be expected to reach a steady state uniaxial flow stress of 70-90 MPa (10,600-13,000 psi) when deformed during bonding at 300°C.

11626

Rideout, V.L. (IBM)
THERMAL OXIDE ISOLATION PROCESS FOR HIGH-DENSITY MEMORIES. IBM Tech. Disclosure Bull. 17, no. 10, Mar. 1975

In the conventional 5-mask recessed oxide-modified process for 1-device memories, thermal oxide is grown over the poly-Si plate, Si bit line, and Si storage node to electrically isolate the Al word line from the cell. During this oxide growth, Si in the region of the bit line is consumed.

11627

Cromer, E.G. AUTOMATIC TESTING OF INCOMING DIGITAL DEVICES. Electronic Packaging and Production 15, no. 2, 7 pp., Fab. 1975

As a class, digital devices represent probabily one of the largest families of active components consumed by the electronics industry today, and their appli-cations are still increasing. The user, who must test these devices at incoming inspection, often finds that they present difficult test problems. However, techniques and equipment are available for testing them, both adequately and economically.

Bess, M. (N.L. Ind., Highstown, NJ) Oswald, R. and Ohring, M. (Stevens Inst. of Technol., Dept. of Met., Hoboken, NJ) CONTACT POTENTIAL MEASUREMENTS ON THIN Si02 FILMS. Solid-State Electronics 17, no. 8,813-17, Aug. 1974

Contact potential measurements by the Kelvin method were performed in vacuum on silicon wafers whose thermal oxide film was etched into the shape of a wedge. A given position along the oxide corresponded directly to a given depth and by scanning a reference electrode stripe across the wafer, information about the distribution of the oxide charge through the thickness was obtained. It was found that the oxide charge was positive and concentrated within a few hundered angstroms of the Si-SiO2 interface.

Poponiak, M.R., Schwenker, R.O. and Yeh, T.H. (IBM) DIELECTRIC ISOLATION OF SILICON REGIONS. IBM Tech. Disclosure Bull. 17, no. 5, Oct. 1974

This process, utilizing anodisation of selected regions followed by oxidation of the resultant porous silicon, produces complete isolation of monocrystalline regions supported on a semiconductor sub-

11630 Anon. Anon. MICROELECTRONICS BUYER'S GUIDE. Electronic Packaging and Production 15, no. 11, 23 pp., Nov. 1975

> The Microelectronics Buyer's Guide lists manufacturers and suppliers of various types of Semiconductor and Processing products and services. The items are listed alphabetically within the following categories:

Production Equipment, Tools and Accessories

Production Materials and Chemicals

Processing and Packaging Services

Process M 3 Asa bly Test Equipment

Addresses for each of listed in the buyers garde can be found in the "Alphabetical Reference of Com-panies Listed" immediately following the product listings.

11631

Harris, S. and Wagner, D. (Analog Devices, Inc., Norwood, MA) LASER TRIMMING ON THE CHI2. Electronic Packaging and Production 15, no. 2, 5 pp., Feb. 1975

The functional trimming capability has long been a major processing advantage enjoyed by hybrid circuits. Now, active substrate trimming of thin-film resistors directly on the silicon chip makes functional trimming of monolithics a reality.

11632

SCREENPRINTING THICK-FILM. Circuits Mfg. 15, no. 6, 32-33, May 1975

Until metallic solutions enter the marketplace in commercial quantities, ink users should observe one of two simple procedures for dispersing powder and mixing solutions. One process consists of wetting the organic powder with a solvent and dissolving the resins in a slurry or mixing the slurry into concentrated resin solutions. A second method prescribes mixing the inorganic powder with a rosin solution or plasticizer, allowing it to stand for 24 hours and slowly pouring the mixture into a film-former while stirring.

11633

Circuits Mfg. 15, no. 6, 36-TESTING. 38, May 1975

From the medley of available test equipment, these instruments and systems check and avaluate components, ICs, PC cards and assemblies.

Anon. BONDING. Circuits Mfg. 15, no. 6, 34-35, May 1975

Most of the companies represented here and many that are on the manufacturer and dealer listings in this i sue, supply complete lines of machines and accessories to the electronics and microelectronics marketplace.

U.S. Dept. of Commerce, Natl. Bur. of Standards, Electronic Technol. Div., Inst. for Appl. Technol., Washington, D.C. SEMICONDUCTOR MEASUREMENT TECHNOLOGY: SPEADING RESISTANCE SYMPOSIUM. Rept. no. NBS SP 400-10. Co-sponsored by this Bureau and Committee F-1 of the American Society for Testing and Materials, National Bureau of Standards. Gaithersburg, MD., 293 pp., June 13-14, 1974

Contents:

The Physics of Spreading Resistance Measurements Formal Comparison of Correction Formulae for Spreading Resistance Measurements on Layered Structures Two-Point Probe Correction Factors On the Validity of Correction Factors Applied to Spreading Resistance Measurements on Bevelled Structures SRPROF, A Fast and Simple Program for Analyzing Spreading Resistance Profile Data Multilayer Analysis of Spreading Resistance Measurements An Automated Spreading Resistance Test Facility Angle Bevelling Silicon Epitaxial Layers, Technique and Evaluation Spreading Resistance Measruements on Silicon with Non-blocking Aluminum-Silicon Contacts The Preparation of Bevelled Surfaces for Spreading Resistance Probing by biamond Grinding and Laser Measurement of Bevel Angles Spreading Resistance Correction Fac-tors for (111) and (100) Samples On the Calibration and Performance of a Spreading Resistance Probe Comparison of the Spreading Resistance Probe with Other Silicon Characterization Techniques Preparation of Lightly Loaded, Closely Spaced Spreading Resistance Probe and Its Application to the Measure-ment of Doping Profiles in Silicon A Direct Comparison of Spreading Resistance and MOS C-V Measurements of Radial Resistivity Inhomogeneities on PICTUREPHONE R Wafers Investigation of Local Oxygen Distribution in Silicon Single Crystals by Means of the Spreading Resistance Technique Use of the Spreading Resistance Probe for the Characterization of Microsegregation in Silicon Crystals Effects of Oxygen and Gold in Silicon Power Devices The Evaluation of Thin Silicon Layers by Spreading Resistance Measurs-Evaluation of Effective Epilayer Thickness by Spreading Resistance Measurement

The Experimental Investigation of

Two-Point Spreading Resistance Correction Factors for Diffused Layers Applications of the Spreading Resistance Technique to Silicon Characterization for Process and Device Modeling Improved Surface Preparation for Spreading Resistance Measurements on p-Type Silicon

11636

Assour, J. (RCA Solid State Div., NJ) EFFECTS OF OXYGEN AND GOLD ON SILICON POWER DEVICES. pp. 201-08. 1974 Spreading Resistance Symposium

Several important features that make the two-probes spreading resistance tehenique a unique process control tool for designing and manufacturing silicon power devices are elucidated in terms of the effects of electrically active oxygen and gold centers on the characteristics of transistors, thyristors, and rectifiers. The effectiveness of the spreading resistance technique is compared to other commonly practiced techniques for the investigation of diffusion mechanisms of oxygen in homotaxial NPN transistors and of gold in fast switching rectifiers and thyristors.

11637

Naiman, M.L. (M.I.T., Lincoln Lab., Lexington, MA)
POLYCRYSTALLINF SILICON ISOLATION FOR
INTEGRATED CURCUITS. Paper no. MS-3680A,
12 pp., Apr. 1974

Very high resistivity polycrystalline isolation has been successfully grown simultaneously with normally doped spitaxial collectors. Unlike previous techniques, the poly itself effectively provides dielectric isolation, resulting in low capacitance and reduced spacing. Processing is significantly simplified by using the buried layer mash for nucleation, thus eliminating the isolation step altogether. The result is a simultaneous improvement in performance and cost. Additional advantages may accrue by using the high diffusivity in poly to combine base and resistor fabrication steps. Polycrystalline silicon for isolation is characterized.

Messels, B.N. (GE, Corporate Res. and Day., Schanectady, NY)
VAPOR DEPOSITION OF GAP FOR HIGH-EFFICIENCY YELLOW SOLID-STATE LAMPS. Reprinted from J. of the Electrochem. Soc.
122, no. 3, 402-06., Mar. 1975

Mitrogen-doped gallium phosphide has heem epitaxially deposited on GaP substrates by chemical vapor deposition using phosphine, hydrogen chloride, and gallium as reactants. The morphology of the epitaxial layers and the electroluminescence of the En-diffused diodes were investigated as a function of substrate temperature. Ga source temperature, and reactant concentration. It was found that by dccreasing the PM3/Ga Cl ratio at which the material was grown, the electroluminescence of the disdes prepared from the material shifted to longer wavelengths as a result of increased nitrogen incorporation. Quantum efficiencies for the encapsulated yellow light emitting diodes with a mesa structure were as high as 0.15t at 20 A/cm² and 0.24t under pulsed operation at 100 A/cm².

11639

Wilson, R.G. and Long, R.L., Jr. (Hughes Aircraft Co., Hughes Res. Labs., Malibu, CA)
INTEGRATED CIRCUIT RELIABILITY AND MANUPACTURING SCIENCE (ICRMS). Final Rept.,
Mar. 12-Oct. 12,1973, 239 pp., Nov. 1973.
AD/8002 804L, N00039-73-C-0059

The objective of this study program was to develop a technical plan and an investment strategy for the Department of Defense (DoD) that will result in improvement of the processing yield (75% goal), increase the reliability (10°%/h goal), reduce the cost, and maintain or improve the performance of LSI circuits for DoD applications. Some considerations in achieving this objective involved improvement in LSI manufacturing by introducing better understanding (science into manufacturing, reduction of human skill or art and judgment in processing, using manufacturing te ques that will improved increase re polity, reduction of screening as a means of achieving reliability, and by providing a variable product capability with a standard process to provide the modest volume, custom LSI circuit meeds of DoD.

11640

Philofsky, R. and Hall, E.L. (Motorola Semiconductor Prod. Div., Matls. Res. Lab., Phownin, AI)
A REVIEW OF THE LIMITATIONS OF ALUMINUM TRIM FILMS ON SEMICONDUCTOR DEVICES.
IEEE Trans. on Parts, Hybrids, and Packaging PHF-11, no. 4, 281-90, Dec. 1975

This paper reviews several time dependent reliability limitations of aluminum thin film metallization used on saniconductor devices. For each of the degradation modes, the present level of understanding as well as engineering data are presented. First, interactions of aluminum with the underlying silicon substrate, with silicon dioxide, and with gold are discussed. Then the time dependent degradation phenomena of electromigration, surface reconstruction, and corrowion are reviewed. A good understanding of all these limitations is important in the construction of reliable devices using this metallization.

11641

Mohts, D.A. (Mestern Elec. Co., Allentown, PA) and Butler, S.R. and Feigl, F.J. (Lehigh U., Bethlehem, PA) EFFECTS OF POSTDEPOSITION ANNEALING TREATMENTS ON CEARGY TRAPPING IN CVD Al203 FILMS ON S1. J. of Electrochem. Soc.: Solid-State Sci. and Technol. 120. no. 12, 1707-14, Dec. 1973

Al₂0₃ films, 200 nm thick, were chemically vapor deposited or (100) silicon substrates by hydrolysis of AlCl₃ at 900°C in a H₂-righ atmosphere of H₂ and CC₂. Heat-treatment in H₂ atmosphere produces no change in the charge state of the oxide. Beat-treatment in 0₂, N₂ or Ar atmospheres produces only a redistribution of the negative charge grown in during deposition. Heat-treatment in H₂ subsequent to that in 0₂, N₂, or Ar restores the original charge distribution. The flat band voltage characterizing these shifts approached a constant value with tima (10V). The temperature dependence of the rate of approach to saturation is consistent with first-order kinetics and an activation energy of 3.42 eV. These mesults and the effects of annealing on optically active charge trapping centers are due to a hydrogen-related species formed during film deposition.

And the second s

Stedon, J.R. (Mestinghouse Elec. Corp., Res. Labs., Fittsburgh, PA)
AM APPROACH FOR EVALUATING FOLYMER NATERIALS AS PROTECTIVE COATINGS ON MYBRID MICROCIRCUITS. IREE Trans. on Parts, Mybrids, and Packaging PHP-10, no. 4, 215-57, Dec. 1974. DAABUT-72-C-0217

Results are discussed of an evaluation program for polymer materials considered for applications as protective coatings on hybrid microcircuits. The general organization of the program was in terms of seven potential mechanisms by which coatings could fail to provide protection. Emphasis is on describing those six tests which developed differences in material behavior considered to be significant in terms of the general application. Three involved electrical performance of the films alone or in conjunction with hybrid circuit elements, two dealt with mechanical properties, and one with chemically related behavior. It is suggested that the tests could be used in selecting promising candidates for particular applications which relate to the test conditions or in understanding some failure modes which could be expected in complex hybrid microcircuit assemblies. A brief review is given of those tests which were not considered to develop distinctions between materials. As a point of exception, the role of organic coatings on bare somiconductor device surfaces was not investigated.

11643

THE PROPERTY OF THE PROPERTY O

Sproul, N.E. and Massibian, A.G. (U. of Western Austral., Dept. of Elec. and Electronic Eng., Medlands, Austral.) EFFECT OF O' IMPLANMATION ON SILICOM-BILICOM DIGKIDE INTERPACE PROPERTIES. Solid State Electronics 17, no. 5, 577-82, June 1974

A detailed investigation has been made by the MOS capacitance method, into the mechanism by which fixed positive surface state charge, due to silicon rich oxide near Si-SiO2 interface, is controlled by O' implantation into the oxide near the Si-SiO2 interface, and subsequent heat treatment. Migh dosage implantation of 3 x 10-O' ions cm² results in damage in oxide which is cured by 450°C annexting. However, low dosage implantation of 3 x 10120' ions cm² produces no detectable damage in the oxide, and increases the effective positive charge in the oxide at Si-SiO2 interface. It is shown that prolonged 450°C heat treatment of G' ion implanted oxides results in an oxygen-silicon reaction in the solicon excided oxide layer and reduces the fixed positive surface state charge. Squequent heat treatments at \$38°C increases the positive surface state charge.

to the original pre-ion implantation values, hence converting the oxide into the original silicon rich condition.

11644

Lloyd, R.A. and Bardesty, S.J. (Westing-house Elec. Corp., Hunt Valley, MD)
INFRARED SIGNATURES FOR THE ANALYSIS OF
DIGITAL CIRCUITS. pp. 7-15. A74-13803.
Automatic Support Systems for Advanced
Maintainability: 1973 International Symposium Record. Arlington, TX., Nov.
5-7, 1973

This paper describes studies in the use of infrared profiles of circuit elements to distinguish normal circuit operation, from abnormal operation, in a contactless technique that eliminates the node accessibility problem. All circuit faults purposely injected were able to be isolated to an area and component(s). Basic total test system concepts, utilizing this sensing technique, are also discussed.

11646

Dimianski, J.W. (Westinghouse Elec. Corp., Systems Dev. Div., Baltimore, MD) MHOS RELIABILITY AND PROCESS RESEARCH. Rept. no. ECOM-74-0588-1, Interim Rept., June 30-Dec. 31, 1974, 43 pp., Mar. 1975. DAABO7-74-C-0588

The objective of this report has been to establish methods for the evaluation and prediction of failurs rates in MNOS BORAM memory chips. The program goals include accelerated life testing of memory and test pattern chips from the same wafers, and analysis of devices that fail during test to identify mechanisms that can lead to short or long term failure modes. Derived information will provide process research feeback aimed at improving fabrication yields and at eliminating or reducing the failure modes detected. Jurn-in and load boards were prepared for 125°C, 150°C, and 200°C testing of devices with dc bias for 125°C testing of memory chips with clear/write/read excitation. Electronics for generating the clear/write/read pulses was designed and constructed. A total of 500 hours of test time at 125°C with dc bias applied was accumulated on one set of BORAM memory chips and on one set of test patterns.

Leven, S.S. and Feinstein, J.H. (Westinghtise Elec. Corp., Baltimore, MD) QUALIFICATION REQUIREMENTS FOR THICK FILM NETWORKS. Rept. no. ECOM-0326-1, Semi-Ann. Rept. no. 1, July 1-Dec. 31, 1973, 72 pp., May 1974. AD 919 961L. DAABO7-73-C-0326

To Provide Albert

ad the first feet of the second

A study is being conducted for the purpose of identifying controls that a thick film user may impose upon a thick film circuit supplier that will ensure a quality product with reasonable yields. This report summarizes, in addition to the method of approach, the thick film manufacturing process and recommended inspection points. Descriptions of the experiments to be performed for the purpose of developing screening procedures are included. Finally, additional areas of investigation that are of interest to the general subject of thick film quality control but beyond the scope of the present contract are also briefly described.

11648

Gerber, R.M. and Dzimianski, J.W. (Mestinghouse Defense and Electronic Systems Center, Advanced Technol. Labs., Bastimore, NO)
USE OF AN ION MICROPROBE IN SEMICONDUCTOR F/SLURE ANALYSIS. J. of Vacuum Eci. & Technol. 10, no. 6. 1072-73, Nov./Dec. 1973

Causes of high-chaic contact resistance were explored by analyzing several integreated circuit samples with an ion microprobe. Presence of evide and depant depiction at the interface are indicated. Mapping of oxygen vs depth brough an oxide revealed that not only by elements present, but also the layere tructure of the material could be obsered. The possible production of articles due to electrostatic charges on the surfaces of a sample was noted.

11649

Maxwell, D.A. (Westinghouse Corp., Newbury Park, CA) and Beesen, R.H. and Allison, D.F. (Signetics Corp., Sunnyvale, CA)
THE MINYMIZATION OF PARASITICS IN INTEGRATED CIRCUITS BY DIFFECTRIC ISOLATION. IEEE Trans. on Electron Devices ED-12, 20-25, Jan 1965

A radically new technique for the fabrication of integrated circuits which completely changes microelectronic design is described. In place of the backbiased pn junctions usually used for isolation of devices in a substrate, a dielectric is substituted whose properties are such that almost total isolation is achieved with no increase in area. Great flexibility in the design of components is achieved through the

ability to place highly conductive "rells" where newded to obtain the benefits of epitaxish techniques, and by the ability to use devices having higher breakdown voltages. The technique makes practically all circuit configurations possible, and greatly enhances the possibilities for fabrication of non and pup transistors in the same substrate.

11650

van Pul, B. (Motorola, Inc., Semiconductor Prod. Div., Phonzix, AZ)

MANUFACTURING METHODS, TECHNIQUES AND
AUTOMATED CONTROLS FOR THE CONTINUOUS
EPITAXIAL PROCESSING OF SILICON INTEA
GRATED CERCUITS. Rept. no. AFML-IR512-1(I), Interim Rept. no. 1, Nov. 1,
1971-Jan. 31, 1972, 47 pp., Apr. 1972
Rept. no. AFML-IR-512-1(II), Interim
Rept. no. 2, Fob. 1-Aug. 31, 1972, 52
pp., Nov. 1972
Rept. no. AFML-IR-512-1(III), Interim
Rept. no. 3, Sept. 1, 1972-Feb. 1, 1973,
31 pp., May 1973
Rept. no. AFML-TR-512-1(IV), Interim
Rept. no. 4, Feb. 1-Aug. 1, 197., 52
pp., Sept. 1973
Rept. no. AFML-TR-512-1(V), Interim
Rept. no. 5, Aug. 1, 1973-Feb. 1, 1974,
41 pp., Mar. 1974
Rept. no. 6, Feb. 1, 1974-Feb. 1, 1975,
44pp., Mar. 1975. F33615-72-C-1242

In this contract, Motorola will develop and implement an automated system for the epitaxial deposition of milicon on silicon wafers. The system will be under supervisory control of a computer and will operate without intervention. The contract requirement following automated functions: cleaning station, surface inspection for contamination, reactor station, and evaluation station for electrical and physical characteristics. A goal will be to provide all wafers with pertinent date, from the computer supervat he end c the process. The accomplishments of these volumes are as follows:

I) Lyadems angineering of the basic concepts. II) Finalization of systems engineering and initiation of mechanical design. III) Mechanical and electrical dezign. Software design was initiated after the module designs attained anough basis to permit flow charting of the decision paths. IV) Mechanical and electrical derigh has been completed; software demayn has been partially completed. Procurement of parts, and mechanical and electrical assembly. Faplementation of all mechani-(XY cal, presmutic and electronic hardware (except the decoder) has been completed. Computer programs were tested, and system runs made. Reactor runs were made. Further effort is required to reduce MIBP.

Mike aniba, H. and Murase, K. (Mippon Elec. Co., Ltd., IC Div., Kawasaki, Japan) DEPENDENCE OF SILICON MITRIDE FILM THICK-MESS ON BIPOLAR TRANSISTOR CHARACTERIS-TICS. 3 pp.

It is well known that thermal stress is induced in silicon slices during thermal oxidation, due to the difference of thermal expansion rate between silicon and silicon dioxide. This stress presumably causes the degradation of electrical characteristics of silicon devices. The stress thus induced, however, can be reduced by deposition of an arropriate film such as \$13M4\$ sealed bipolar transistors with respect to thermal stress relaxation.

11 52

Morninger, X. (Siemen* AG, Munich, Ger.) FULLY DECODED MNOS STORAGE ARRAYS IN ESFI MOS TECHNOLOGY. IEEE 3. of Solid-State Circuits \mathcal{EC} -9, no. 5, 444-46, Dec. 1974

The operation of MNOS memory transistors realized in thin epitaxial silicon films on insulators (ESFI) is described for writing, erasing, and meading, and their behavior is explained by means of the so-called storage characteristics. From exploratory matrices with 2 x 2 elements the expected data of a 4-kbit chip are estimated.

11652

Ramachandran, K.N. and Cox, C.D. (Semco Instr. Co., Ontario, Can.)
INVESTIGATION OF SURFACE OXIDE LAYERS BY
X-AY APPEARANCE POTENTIAL SPECTROSCOPY.
J. of the Electrochem. Soc. 121, no. 5,
673-5, May 1974

X-ray appearance potential spectroscopy using low energy electron excitation is a simple method for surface analysis sensitive to light elements. The spectra obtained from many elements show considerable structure which is presumably related to the valence band distribution. The apparatus consisted of a tungsten filament electron source and a large area, windowless, soft x-ray detector based on the photoelectric yield of a gold surface. The specimen, electron source, and a detector were lo-cated in an all metal, bakeable vacuum system having demountable, gold wire sealed flanges. Pacilities were provided for surface cleaning by ion bombardment and heating the speciumen in situ. A 10A layer of oxygen on nickel was readily detected using an electron current of 2 mA. The L₃,₂ structure of iron in pure and known oxide forms was obtained by performing in situ oxidation of a pure iron specimen Slight but reproducible

changes in the structure were observed, indicating the potential capability of the technique to distinguish between different valence states of an element. The oxygen K spectrum also showed a multiple peaked structure.

11654

Sowell, R.R., Cuthrell, R.E., Mattox, D.M. et al. (Sandia Labs., Albuquerque, EM)
SURFACE CLEANING BY ULTRAVIOLET RADIATION. J. of Vacuum Sci. & Technol. 11, no. 1, 474-75, Jan./Feb. 1974

In summary, we have found that exposure of a metal (gold) or ceramic (glass) surface to ultraviolet radiation for a prolonged time in air (oxygen) will remove adsorbed hydrocarbon contaminants. If stored under uv radiation, a surface will not recontaminate with hydrocarbons in a normal laboratory environment. It is suggested that this cleaning/storage technique may be applicable to laboratory/production processing if proper precautions are taken.

11655

Hollar, E.L., Rebarchik, F.N. and Mattox, D.M. (Sandia Labs., Albuquerque, NM!
COMPOSITE FILM METALLIZING FOR CERAMICS.
J. of the Electrochem. Soc. 117, no. 11, 1461-62, Nov. 1970

There are two primary approaches to forming a solderable/brazable surface on oxide ceramics: (a) react an oxygen active metal on the surface at high temperatures (active-metal metallizing) (b) fuse a glass-metal composite to the ceramic surface (dispersion metallizing). Both of these techniques require high temperatures to allow chemical reaction and diffusion to take place between the metallizing layer and the ceramic surface. These techniques also allow irregular penetration of the metallizing into the ceramic, particularly in the polycrystalline ceramics having a high glass content in the grain boundaries.

1

Mattox, D.M. and Rominiak, G.J. (Sandia Labs., Albuquerque, NM) PHYSICAL PROERTIES OF THICK SPUTTER-DEPOSITED GLASS FILMS. J. of the Electrochem. Soc.: Solid-State Sci. and Technol. 120, no. 11, 1535-39, Nov. 1973

The coefficient of thermal expansion of 5μ thick rf sputter-deposited Corning 1720 glass films was measured using a centilever beam technique. The films were rf-bias sputtered in an argon and an argon-5% oxygen $(Ar/0_2 \text{ films})$ gas mixture. It is suggested that the structural changes that occur in some glass films at temperatures far below the atrain point of the bulk glass $(670\,^{\circ}\text{C})$ are due to a combination of intrinsic stress and a high concentration of defects. Surface coverage by the sputter-deposited glass films is discussed.

11657

U.S. Navy Electronics Lab. Center, San Diego, CA)
NELC DESIGNERS GUIDE FOR LSI - VOL I.
Ropt. no. NRLC/TD 263, 566 pp., June 30, 1973. AD 769 663. N00123-73-1772

This report presents guidelines and recommendations for the use of large-scale integrated circuits in new designs. The material presented is based on a detailed survey of the state of the art of microelectronic devices and the experiences of government and commercial users of these devices. The guide presents information on the following topics relating to LSI: design applications, process technologies, electrical characteristics, packaging considerations, availability of LSI circuits, design compatibility, reliability and handling precautions. This document will be updated periodically.

11661

TO SECURE A PROCESS OF THE PROCESS O

Thomas, E.T. and Anstead, R.J. (MASA, Goddard SFC, Quality Assurance Div., Greenbelt, MD)
THE DEGRADATION CHARACTERISTICS AND MECHANISMS OF AN OPTICALLY COUPLED ISO-LATOR. Rept. no. FMR 743.90-001, 50 pp., July 28, 1975

Optically coupled isolators were operated at room ambient temperatures with various constant dc currents applied to the light emitting diode for 3,500 hours. Half the devices received photodiode biasing and half received phototransistor biasing. Devices operated at full rated LED If exhibted a normal degradation; in the OCI "On" state I_{CC} equaled 26% for photodiode operation. Operation at 50% rated I_{CC} resulted in far lessex degradation of I_{CC} for both types of biased devices.

11662

RCA RCA COS/MOS TECHNOLOGY. 75 pp., 1973

The second secon

This journal consists of various articles by RCA engineers and scientists encompassing the history of development of the COS/MOS technology and its advantages and various applications in industry.

11663

Meisberg, H. (RCA, Solid-State Div., COS/MOS IC and Liquid Crystal Operations, Somerville, NJ)
MOS--AN RCA PIONEERED TECHNOLOGY; COS/MOS--RCA'S THRUST IN DIGITAL LOGIC. pp. 3-5, Sept. 25, 1972

This paper reviews the development of COS/MOS logic circuits and projects, with some of the extensions of these circuits through 1975.

11665

Heuner, R. (PCA, Solid-State Div., MOS Circuit Design and Appl., Scmerville, NJ) COS/MOS STANDARD-PARTS LINE COMES OF AGE. pp. 12-17, Oct. 6, 1972

A major advantage of COS/MOS is the ability of the circuit to perform well in single gates and flip-flops as well as in complex MSJ and LSI configurations. Much information is available on the unique characteristics and advantages of COS/MOS circuit configuration. This paper illustrates the broad foundation of COS/MOS standard parts and explains why COS/MOS is the correct circuit configuration for such a broad-based line of parts.

Funk, R.E. (RCA, Solid State Div., MS Appl., Somerville, NJ) COS/MOS SIMPLIFIES EQUIPMENT DESIGN. pp. 18-23, Oct. 5, 1972

Five characteristics of COS/MOS are of major importance to the logic-system designer: current-drain and power-consumption; input characteristics, switching-transfer performance; output characteristics; and switching-speed. These characteristics are discussed in detail. Specific values and ranges are given; value variations with temperature, power supply, and capacitive loading are also given. The broad range of system-applicable COS/MOS characteristics is illustratetd with reference to quantitative data gathered on a random selection of COS/MOS NAND gates from a variety of manufacturing lots. The quantities given are not necessarily the data-book minimum/maximum limits for NAND-qates, but they do represent the COS/MCS product line.

11667

是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们

Carley, D.R. (RCA, Solid-State Div., MOS IC & Liquid Crystal Eng., Somerville, NJ)
COS/MOS CIRCUITS FOR CONSUMER APPLICATIONS. pp. 29-32, Sept. 11, 1972

This paper describes the development of low-power digital integrated circuits for consumer applications. Several applications are described, including time-keeping applications (watches and clocks), digital tuning techniques for FM and television, and pocket pagers. The main technology discussed is complementary-symmetry MOS.

11668

Eaton, S.S., Jr. (RCA, Solid-State Div., COS/MOS Custom Circuit Design, Somer-ville, NJ)
TIMEXEEPING REVOLUTION THROUGH COS/MOS TECHNOLOGY. pp. 33-41, Sept. 25, 1972

In today's fast-moving society, applications for timekeeping devices seem almust endless. Modern wristwatches and clocks have become indispensible items. and housewives enjoy the conveniences of oven, washing-machine, and blender tirers. Parmers rely on automatic sprinkling and feeding systems, photographers on expo-sure timers, and the military on timers for modern weapons. At present, most of these applications employ some form of mechanical timing element. The development of COS/MOS integrated circuits and their usefulness in electronic timing circuits promise to revolutionize the timing industry. The reasons are made clear in the discussions of various COS/MOS timing circuits and systems provided in this paper.

11669

Wass, G.J. (NCA, Solid-State Div., MOS IC Circuit Design, Somerville, NJ) DOING YOUR OWN THING. COS/MOS CUSTOM DESIGN. pp. 42-44, Oct. 8, 1972

There comes a time in the course of a product design when the engineer must choose between designing-in a custom circuit or fabricating with off-the-shelf standard parts. This is not a trivial decision. The reasons for choosing COS/ MOS as the circuit technology are adequately covered elsewhers; it suffices to say that COS/MOS offers the high packing density of MOS with logic speeds approaching that of TTL. It is thus high packing density and low power that often makes COS/MOS a candidate for oustom designs. This article delineates some of the reasons for chocking wither a standard circuit or custom approach and briefly discusses the steps necessary to move from a design concept to a finished custom device. An understanding of the capabilities and limitations of COS/MOS circuit development is necessary to exploit the full potential of custom design.

11670

Horgan, D.K. (RCA, Solid-State Div., COS/MOS Integrated Circuit Design, Somerville, NJ)
COS/MOS INTEGRATED CIRCUITS IN THE AUTO-MOBILE ENVIRONMENT. pp. 45-51, Sept. 18. 1972

A variety of functions required in typical automobile systems can be readily implemented by COS/MOS monolithic integrated-circuit technology. The main emphasis of this paper, however, is placed on system approaches to the use of COS/MOS integrated circuits with light-smitting diodes. Incandescent display devices (Numitrons), and liquid crystals in digital-display automobile clock systems.

Heuner, R.C. (RCA, Solid-State Div., MOS Circuit Design and Appl., Somer-villa, NJ)
LIGUID CRYSTALS AND COS/MOS OFFER MINI-MAL POWER DIGITAL DISPLAYS. pp. 52-5, Sept. 20, 1972

Liquid crystals driven by complementary symmetry, metal-oxide-semiconductor integrated circuits offer the potential for low-cost, minimal-dissipation, digital display systems. An understanding of the capabilities and limitations of the liquid-crystal and COS/MOS technologies is necessary to successfully realize that potential. Interface requirements and drive circuitry, including implemented multiplexing techniques, are diacussed; sample applications are outlined.

11672

Litus, J., Jr. (RCA, Solid-State Div., MOS IC Design Automation, Somerville, NJ)
KEEPING UP WITH THE TIMES THROUGH COMPUTER-AIDED DESIGN. pp. 56-61, Sept. 17, 1972

Computer-aided design allows quick realization of new designs and produces efficient and error-free designs at low cost. This paper discusses computer-aided design-specifically artwork generation, simulation, and testing-as presently practiced in the Solid State Div. in the design of COS/MOS integrated circuits.

11673

Vincoff, M.N. (RCA, Solid State Div., COS/MOS Appl. Eng., Somerville, NJ) and Schnable, G.L. (RCA, Res. Lab., Process and Appl. Matla., Princeton, NJ) COS/MCS IS A HIGH-RELIABILITY TECHNOLOGY pp. 62~68, Oct. 18, 1972

This paper describes the manufacturing steps and the reliability features of the COS/MOS product lines. The various, constantly updated, quality-conformance critoria, including Groups A,B, and C testing, that assure control of the entire produce series are discussed. The high-reliability programs of MIL-STD-883 screening tests and the new quality and testing constraints of MIL-M-38510 are also covered, as are the failure mechanisms of MOS devices and reliability advantages of COS/MOS devices. Calculated reliability figures of failure rate and MTT? for COS/HOS devices are presented along with histograms on thousands of hours of operating life tests covering significant parameters.

11674

Morgan, D.K. and Steudel, G. (RCA, Solid-

State Div., COS/MOS Integrated Circuit Deaign, Somerville, NJ) COS/MOS PHASE-LOCKED-LOOP -- A VERSATILE BUILDING BLOCK FOR MICRO-POWER DIGITAL AND ANALOG APPLICATIONS. pp. 69-75, Supt. 11, 1972

Phase-locked-loops (PLL's, especially in monolithic form, are finding significantly increased usage in signal-processing and digital systems. Signal conditioning, FM demodulation, PSK demodulation, tone decoding frequency multiplication, clock synchronization, and frequency synthesis are some of the many applications of a PPL. The FLL described in this paper is the COS/MOS CD4046A, which consumes only 600 W of power at 10 kHz; a reduction in power consumption of 160 times when compared to the 100 mW required by similar monolithic bipolar PLL's. This paper discusses the basic fundamentals of phaselocked-loops, and presents a detailed technical description of the COS/MOS PLL as well as some of its applications.

11675

Ruiz, H.J., Williams, C.S. and Padovani, F.A. (Tex. Instr. Inc., Dallas, TX) SILICON SLICE ANALYZER USING A He-Ne LASER. J. of the Electrochem. Soc. 121, no. 5, 689-92, May 1974

Design criteria and performance characteristics are presented of an optical system capable of detecting imperfections (fractures, scratches etc.) on the polished surfaces of semiconductor materials. This Instrument is also capable of providing fast and accurate defect counting and distribution on polished, etched semiconductor surfaces. The principle involved is that of scanning a He-Ne lager which is focused on the surface of the slice and analyzing the reflected and scattered light via polarizers and photomultipliers.

Mo, R.S. and Gilbert, D.M. (Xerox Corp., El Segundo, CA)
RELIABILITY OF NICT "FUSIBLE LINK" USED
IN PROM'L. J. of the Electrochem. Soc.:
Solid-State Sci. and Technol. 120, no.
7, 1001-03, July 1973

It is shown here that the fuse failure times for a given stress obey the Weibull distribution, and the failure times are temperature dependent, obeying the Arrhenius equation. Excepting for certain grossly abnormal fuse runs, the unblown fuse life is generally adequate though by no means negligible, for a 1024 bit PROM. For the blown fuses, healing can occur. No heal model is available yet. However, it is established that the heal problem can be greatly reduced if proper blowing conditions as well as circuit biasing and sensing conditions are achieved.

11677

Olson, H.C. and Knauss, G.L. (Sandia Labs., Hybrid Eng. Div., Albuquerque, NM) RF HYBRID MICROCIRCUIT SOLDERING TECH-NIQUES. Rept. no. SLA 73-1073, 42 pp., Aug. 1974

The radar group at Sandia Laboratories, Albuquerque, has incorporated hybrid microcircuit technology in their new development effort. To minimize the inductance caused by "flying wires" it was desirable to attach most applique parts to the hybrid circuits using a solder alloy. The hybrid circuits have 60 KÅ of gold as the metallization to which the applique parts are attached. This report describes the solder development activities, equipment and assembly techniques using a 50%, by weight, leadwindium solder alloy.

11678

のできる。 は、日本のでは、日本

Canepa, R. (U.S. Army, Electronic Command, Fort Monmouth, NJ)
NUCLEAR RADIATION EFFECTS ON THE RCA
GUA-5 (ECOM LSI RADIAC COUNTER CIRCUIT).
Rept. no. ECOM-4352, 20 pp., Sept. 1975

Operational pulsed reactor and linear accelerator (LINAC) exposure of the counter section of the large scale integrated (LSI) radiac circuit were conducted at the White Sands Missile Range. The LSI was fabricated at ECOM, and was based on the RCA Universal Gate Array. The counter was driven externally. The effects of neutron fluence which causes circuit damage and the gamma dose which causes the circuit to miscount as well as transient upset, were investigated.

Killiany, J.M., Saks, N.S., Baker, W.D. et al. (U.S. Navy, Naval Res. Lab., Washington, D.C.) EFFECTS OF RADIATION ON BURIED-CHANNEL CCDs WITH DOPED POLYSILICON GATES AND UNDOPED POLYSILICON INTERELECTRODE ISOLATION. Appl. Phys. Letters 24, no. 10, 506-08, May 15, 1974

The effects of gamma radiation on the operation of a buried-channel charge-coupled device having doped polysilicon electrodes and undoped polysilicon interelectrode isolation were studied. Doses up to lx10⁴ rad caused no increase in the transfer inefficiency. At a dose of 3x10⁴ rad, the flat-band voltage shift was sufficient to drive the buried channel out of depletion and to cause field-induced channeling in the undoped polysilicon isolation regions. Increasing the channel bias returned the channel to depletion. However, channeling of the isolation regions could not be eliminated by changing the clock and bias voltages.

11680

Buehler, M.G. (U.S. Dept. of Commerce, Natl. Bur. of Standards, Washington, D.C.) THERMALLY STIMULATED MEASUREMENTS: THE CHARACTERIZATION OF DEFECTS IN SILICON p-n JUNCTIONS. pp. 549-60, 1973. F19628-71-C-0912

Thermally stimulated capacitance and current measurements utilize the ability of defects in the vicinity of a p-n junction to trap holes or electrons and to smit them after receiving sufficient thermal energy. Values for defect densities, energy levels, and emission rates can be derived from these measurements where the limit of detectability can be as low as 1010 defects/cm³. From these values the atomic nature of the defects can be identified.

Lipman, J.A. (Tex. Instr. Inc., Semiconductor Group, Dallas, TX) REWORK OF LINEAR INTEGRATED CIRCUITS. Rept. no. AFWL-TR-74-53, May 23, 1972-Feb. 18, 1974, 72 pp., June 1974. AD 786 024. F29601-72-C-0095

A-C probe technique and controls were evaluated to ensure radiation hardness of integrated circuits. A dielectrically isolated, photocurrent compen-sated linear IC was the test vehicle. A special metal pattern was used to isolate and provide probe pad leads for each active device on the IC. Air Force Weapons Laboratory personnel then probed the devices to determine the parameters that might indicate neutron hardness assurance. After the probing, the meal pattern was removed from a number of the devices which were then processed normally with NiCr, metal and quartz overcoat. Possible damage to the silicon transistors caused by the special or the normal processes was evaluated by photographing a number of the bars and some slices from the devices. A unique procedure was used to label the separate bars so that their physical location on the slice could be determined after dicing.

11682

Adams, J.R. (Sandia Labs., Albuquerque, NM) and Bonham, H.B. (Bendix Corp., Kansas City, MO)
ANALYSIS AND DEVELOPMENT OF A THERMO-COMPRESSION BOND SCHEDULE FOR BEAM LEAD DEVICES. IEEE Trans. on Parts, Hybrids, and Packaing PHP-8, no. 3, 22-6, Sept. 1972

This paper discusses the practical considerations of beam lead wobble tool bonding, and describes the theoretical and experimental techniques which were used to establish the critical bonding variables. Using these techniques a bond schedule has been developed in terms of only two variables, bond force and interface temperature.

11683

Margraff, T.C. (U.S. Air Force, Wright-Patterson AFB, Air Force Inst. of Technol., OH)
BESIGN AND PERFORMANCE OF A CCU MEMORY SYSTEM. Rept. no. GE/EE/74-56, 82 pp., Dec. 1974. AD/A008 657

Three charge-coupled devices, the Pairchild 9216, the Fairchild LARAM, and the Bell Northern CC8M01 are analyzed to determine their suitability as components in a memory system. After comparing access time, configuration flexibility, and power consumption, the LARAM is chosen as the primary storage

component for the mass memory unit. A memory system whose primary purpose is to test the operation of the CCD's is designed. The system has a capacity of up to ten LARAM devices. Various refresh intervalperiods and two operating frequencies, 5 MHs for refresh and 1.25 MHz for read/write operations are provided. Operational control of the system is provided through the console of the Hewlett Packard 9820A programmable calculator. To facilitate testing, the calculator provides a record of all address locations and data words used.

11684

Cook, H.B. (U.S. Army Missle Command, U.S. Army Missile Res., Dev. and Eng. Lab., Redstone Arsenal, AL) HIGH POWER PULSE TESTING OF INTEGRATED CIRCUITS. Rept. no. RG-72-22, Tech. Rept., 60 pp., Dec. 5, 1972. AD 755 807

The objective of this work was to augment the component high power pulse damage work. The failure modes and mechanisms were investigated for integrated circuits when various pin pair combinations were stressed with high power pulses Attempts were made to correlate the parameters of the high power pulse to the time before secondary breakdown. Preand post-test voltage-current measurements were taken on the pin pair combinations to determine if damage had occurred. Failure analysis were performed on selected integrated circuits to determine the failure mechanisms. The predominant failure mechanism observed was flashover with associated metallization melting and alloying. Due to the complicated geometries of the integrated circuits, no correlation was evident between the time before secondary breakdown and any of the measured pulse parameters.

Jurison, J. (Rockwell Internatl. Corp., Autonetics Div., Anaheim, CA)
MOS/LSI FOR AEROSPACE COMPUTERS: PAST
RELIABILITY EXPERIENCE AND FUTURE PREDICTIONS. Rept. no. X72-73/401, 13 pp.,
Dec. 20, 1971. AD 900 572L. IDEP Acc.
no. D7381. IDEP 347/00.00.00.c1.52

In total this company has accumulated over 5.5 million device hours under different test conditions with excellent results. This paper presents the results of these reliability tests, placing particular emphasis on quantative data rather than generalizations. The data are also being compared with earlier estimates made using a reliability transfer model developed from bipolar failure mode analysis. In addition, reliability growth projections are shown together with predictions of future spacecraft computer reliabilities for extended space missions.

11687

的,我们是一个人,我们是一个人,我们们是一个人,我们们是一个人,我们们是一个人,我们们们们的一个人,我们们们的一个人,我们们的一个人,我们们们们们的一个人,我们

Anon.
PROCEEDINGS OF THE TECHNICAL PROGRAM.
1975 NATIONAL ELECTRONIC PACKAGING AND
PRODUCTION CONFERENCE. 284 pp., Anaheim,
CA., Feb. 11-13, 1975, New York, NY
June 17-19, 1975

Sessions:

- I Electrodeposits for PC Board Tips
- II Soldering Materials and Solderability
- III Photochemical Machining
- IV PWB Materials Problems
- V ATE Systems -- New Developments and Trends
- VI Application of Solder and Soldering Techniques Associated with the Electronic Industry
- VII Software Packages for Logic-Circuit Testers

CONNECTOR SYMPOSIUM

- I Military/Aerospace/Oceanographic Connector Applications
- II Commercial & Industrial Connector Applications
- III Offsetting the High Cost of Gold

11688

Gluntz, G.H. (E. I. du Pont de Nemours & Co., Inc., Barg Electronics Div., New Cumberland, PA) LOW PROFILE DOUBLE BEAM IC SOCKET. pp. 259-61. 1975 NEFCON Proceedings

In 1972, our company, in conjunction with the Burroughs Corporation, developed a family of dual-in-line sockets. This connector family provides a means of

opposing the rising costs of servicing electronic business machines by facilitating the repair of cards in the field, rather than replacement of the cards.

11689

Anon.
PROCEEDINGS 1975 ANNUAL RELIABILITY AND
MAINTAINABILITY SYMPOSIUM. Cosponsored
by IEEE Reliability Group, IES, ASME
Aerospace Div., ASQC Reliability Div.
and Electronics Div., AIAA System Effectiveness and Safety Technical Committee, AIIE and SOLE. Washington, D.C.
606 pp., Jan. 28-30, 1975. IEEE Cat.
no. 75 CHO 918-3 RQC

•

Sessions:

- 1A Assurance Technology Payoffs
- 1B Nuclear Systems Safety
- 1C Maintainability Technology
- 1D 1975 System Effectiveness Task Status Report
- 2A Life Cycle Cost (LCC) Analysis--Case Studies
- 2B Reliability Testing and Evalua-
- 2C Electronic Controls for Aircraft Engines
- 2D Human Performance Reliability
 Modeling
- 3A Quality and Reliability on the International Scene
- 4A Logistics Interfaces with R&M
- 4B Nuclear Systems Reliability
- 4C Math Modeling
- 4D Maintainability Engineering/Field Data
- 5B Operation and Support Cost
- 5C Direct Method in Sequential Analysis
- 5D Some Recent Developments in Reliability Demonstration
- 6A Reliability of Major Mechanical Systems
- 6B Paper Fair
- 6C Techniques and Approaches to IC Testing
- 6D AWACS--Application of System Acsurance Technology
- 7A Contracting and Management
- 7B Army RAM Payoffs
- 7C Power Systems Reliability -- R
- 7D Introduction to Software Reliability
- 8A Reliability to Mechanical Parts and Subsystems
- 8B Hazards Analysis
- 8C Modeling for Measures of Effectiveness

Kline, A.J. and Kermode, A.W. (JPL, Calif. Inst. of Technol., Pasadena, CA) DEVELOPMENT OF BEAM LEAD RF INTEGRATED CIRCUITS. pp. 349-53. NAS7-100. 1975 Annual Reliability and Maintainability Symposium

是一个人,我们就是一个人的,我们就是一个人的,我们就是一个人的。 第一个人的,我们就是一个人的,我们就是一个人的,我们就是一个人的,我们就是一个人的,我们就是一个人的,

> This paper describes the design and development of a set of multifunction VHF/UHF integrated circuits aimed at providing a major improvement in spacecraft radio reliability through low stress operation and the processing of these circuits in beam-lead form. The methods evolved for the high frequency characterization of the devices are discussed together with the design of suitable test fixtures. Typical test results and the distribution of test parameters are presented. A unique carrier for beam-lead devices is described, and the need for such a device is discussed. Initial probe tests of the devices, done by conventional means, are correlated to the detailed UHF tests. The application of the carrier to device screening, burn-in and drift measurements is discussed together with the incentives for providing these capabilities. An overview of the integration of the devices into the spacecraft radio is given and candidate assembly processes are discussed. The technology impact of this approach upon future spacecraft radio systems is qualitatively examined.

11691

Burns, D.J. and Kapfer, V.C. (U.S. Air Force, RADC, Griffiss AFB, NY) A COMPARATIVE RELIABILITY EVALUATION OF C/MOS: A MATURING TECHNOLOGY. pp. 354-59. 1975 Annual Reliability and Maintainability Symposium

A reliability evaluation program consisting of 180 C/MOS devices from 4 vendors has been in progress at RADC for about 2 years. The date codes for these devices range from 1969 to 1973. The testing program included storage temperature, thermal shock, moisture resistance w/bias, temperature cycling w/bias, and bias power and temperature step stress (BPATSS). The results are presented detailing the predominant failure modes and mechanisms which were induced by this stress testing program.

11692

Adams, T.P. (GE Med. Systems, Milwaukee, MI) and Fasano, M.D., Jr. (GE, Valley Forge SC, Philadelphia, PA)
THE MICROCIECUIT PACEMAKER SPACE AGE
SPH-OFF TO ACHIEVE RELIABILITY AND LONG LIFE. pp. 360-65. 1975 Annual Reliability and Maintainability Symposium

The paper will specifically address the importance of miniaturization and high reliability to the success of pacemaker operation, the general theory of operation, comparisons of discrete devices and hybrid microcircuits, design concepts, description of configurations and circuitry, procurement policies and principles, processes utilized, assembly and inspection procedures and testing philosophies.

11693

Derr, J.H., Van Hoorde, G.R. and Girdis, J.J. (Ford Motor Co., Dearborn, MI)
PREDICTING THE RELIABILITY OF SYSTEMS
UBING COMPLEX MOS/LSI DEVICES IN AUTOMOTIVE APPLICATION. pp. 36.-71. 1975
Annual Reliability and Maincainability
Symposium

This paper presents a prediction model for MOS/LSI devices when exposed to automotive environments, assuming that proper design concepts have been employed to protect the devices from the mechanical stresses, electrical environment and other unusual conditions present. The model is based upon empirical documentation from various sources and is aimed primarily at ceramic, non-beam leaded LSI devices. The logic steps involved in the present paper are:

- Presentation of an LSI mathematical model
- Development of active mission time and dormancy factors
- Development of environmental multipliers
- 4. Development of quality screening multipliers

Homan, R.A. and Rossman, N.W. (Martin Marietta Corp., Denver, CO) EVALUATION TESTING OF INTEGRATED CIRCUITS. pp. 372-76. 1975 Annual Reliability and Maintainability Symposium

and the control of th

Evaluation/qualification test approaches applied to various types of integrated circuits are summarized. Linear devices as well as C-MOS and TTL digitals were evaluated. Among the evaluation techniques utilized were computerized circuit modeling and simulation for purposes of nominal, worst case, and sensitivity analyses, physical construction analysis, node voltage probing on both digital and linear devices, characterization by means of exploratory and design limit testing. Other tests performed were environmental, burn-in, life, specification limit, and functional tests. The data analysis approach, typical results and observations on the effectiveness of the various techniques are presented.

11695

Reich, B. (U.S. Army, ECOM, Fort Monmouth, NJ)
MILITARY IC STANDARDIZATION, ACQUISITION
AND TECHNOLOGY. pp. 404-07. 1975 Annual
Reliability and Maintainability Symposium

This paper presents the findings and recommendations of the JLC's Ad Hoc Group on Managerial Aspects of Electronic Equipment Reliability and the progress made in implementing its recommendations by its successor, the Joint Technical Coordinating Group on Electronic Equipment Reliability (JTCG). The prime emphasis of both groups was in the area of integrated circuits, often called microcircuits, and concerned with the feasibility of taking effective management actions relative to the procurement of low cost, reliable electronic equipment.

11696

Fresh, D.L. (Aerospace Corp., El Segundo, CA)
RELIABILITY ON INTERCONNECTIONS ON MICROCIRCUITS. pp. 568-72. 1975 Annual
Reliability and Maintainability Symposium
Rept. no. SAMSO-TR-75-92,
Rept. no. TR-0075(5901-02)-4, 5 pp.,
F04701-74-C-0075

Defects in metal interconnection patterns constitute a significant factor in the reliability of semiconductor microcircuits. Electrical opens, occurring in the vacuum-deposited metal films, have been the basis for reliability studies by numerous investigators. The application of the scanning electron microscope (SEM) is becoming gelatively widespread in detecting these defects in metalliza-

tion. Considerable work has recently been directed toward improvement of the SEM procedures and techniques, including the preparation of a test method in MIL-STD format. The current status of the SEM test method; its utility, suitability, and acceptance in detecting defects in metal interconnection patterns; and its extension and applicability to other types of defects in high reliability semiconductor microcircuits are discussed.

11697

Guidici, D.C. (Fairchild Semiconductor, Mountain View, CA)
RIBBON WIRE VERSUS ROUND WIRE RELIABILITY
FOR HYBRID MICROCIRCUITS. IEEE Trans.
on Parts, Hybrids, and Packaging PHP-11,
no. 2, 159-63, June 1975

In an effort to create a more reliable bond interface in hybrid microcircuits, a study was launched to evaluate the relative bond strengths of round wire and ribbon wire of comparable cross section, and to determine which is inherent-ly more reliable after thermal degradation. This paper presents a comparative bonding reliability study of aluminum ribbon wire versus round wire, and gold ribbon wire versus round wire in hybrid microcircuits. The wires are ultrasonically bonded to thick film gold, thin film aluminum, thin film chromium-gold, and thin film molybdenum-gold. Results showed that ribbon wire was superior to round wire and, that after 1000 hours of high temperature storage, aluminum round wire averaged 91% bond degradation on all types of substrates, while gold ribbon wire averaged 57% degradation.

Hall, P.M. Panousis, N.T. and Menzel, P.R.(Eell Telephone Labs., Inc., Allentown, PA)
STRENGTH OF GOLD-PLATED COPPER LEAD ON THIM FILM CIRCUITS UNDER ACCELERATED AGING. pp. 133-36. Proceedings 1975, 25th Electronic Components Conference. IEEE Trans. on Parts, Hybrids, and Packaging PHP-11, no. 3, 202-05, Sept. 1975

Control of the second section of the second second second second section secti

The strengths of thermocompression bonds made between gold plated copper lead frames and gold metallized thin film circuits decreased in time when aged at 200-300°C in air or vacuum unless there is a diffusion barrier (such as nickel) between the copper and gold. After pulling bonds to destruction, failure modes and failed surfaces were characterized by scanning electron microscopy, Auger spectroscopy, electron mic-roprobe, stylus probe, and x-ray diffrac-tion. The failed surface on the bond was very rough, appearing to consist of mountains of almost pure Cu resting on a relatively smooth layer of grains, identified as CujAu, where the CujAu re-gions were visible in the valleys between the copper mountains. The matis failed surface on the lead side of the The mating bond was similarly rough, but with only a few scattered grains of Cu3Au evidently pulled out from the opposite surface.

11699

Cohen, S. (RCA Corp., Solid State Div., Somerville, NJ)
TOTAL-DOSE RALIATION-HARDENED COS/MOS
INTEGRATED CIRCUITS. Rept. no. PRRL-75-CR-16, Ann. Rept., Oct. 8, 1973-Dec.
31, 1974, 29 pp., Mar. 14, 1975. AD/A
007 618. N00014-74-C-0079

The work on radiatio. hardened COS/ MOS integrated circuits described in this report was done in two phases. Under Phase I we sought to evaluate the effects of various SiO2 channel-exidation techniques on the radiation susceptibility of bulk-silicon and 806 COS/MOS circuits. We also prepared procedures for ion-implanting of aluminum in channel oxide and for evaluating characteristics that could be used to predict the radiation hardness of processed wafers. Under Phase II, emphasis has been placed on developing techniques for improving the radiation hardness of COS/MOS circuits on sapphire substrates, and radia-tion-hardened COS/MOS on bulk silicon integrated circuits were produced.

11700

Antler, M. (bell Labé., Columbus, OH) GOLD CONNECTOR CONTACTS: DEVELOPMENTS IN THE BEARCH FOR ALTERNATE MATERIALS. IEEE Trans. on Parts, Hybrids, and Packaging FHP-11, no. 3, 216-20, Sept. 1975

The characteristics of electroplated and wrought gold-based contact materials for high reliability connectors in low energy circuit applications are reviewed To insure that contacts do not degrade by film formation due to corrosion, diffusion, or wear processes, certain practices have evolved on the compositions, thicknesses, porosities, hardness and manufacturing methods for the golds, and for underplatings that are used with them. Recently, however, its escalating cost has stimulated intensive work W' h shows that the thickness of gold required for satisfactory performance can often be reduced. In addition, manufacturing techniques which selectively locate gold to the mating area of a contact have come into vogue. Other routes to cost reduction include the use of nonnoble materials, palladium, or golds alloyed with large amounts of base metals.

11701

Lyman, J. SPECIAL REPORT: FILM CARRIERS STAR IN HIGH-VOLUME IC PRODUCTION. Electronics 48, no. 26, 61-68, Dec. 25, 1975

The film in present film carriers preserves the configuration of the fragile copper IC interconnect or spider and acts as an insulator. But its presence adds to the final cost of the IC. In addition, many plastics contain metallic ions that could contaminate an adjacent chip. For these reasons, several companies are now experimenting with etching IC pr terms on copper foil unsupported by plastic film. There are a couple of drawbacks, though. As Thomas Angelucci, president of International Micro Industries, points out, "An all-copper system will not be possible to test in process-say, at the point where all inner bonds are made and the semifinished ICs are reeled up. Only an insulated tape is capable of this. Also, present-day machines are designed to run with plastic films, not copper foil so considerable machine redesign may be needed."

The state of the s

Lau, S.S., Mayer, J.W., Nakamura, K. et al. (Calif. Inst. of Technol., Div. of Eng. and Appl. Sci., Pasadena, CA)
ANALYSIS OF SEMICONDUCTOR STRUCTURES BY NUCLEAR AND ELECTRICAL TECHNIQUES. Rept. no. AFCRL-TR-0550, Sci. Rept. no. 2, 43 pp., Oct. 15, 1975. r19628-75-c-0008

In this report we present three studies of thin film reactions between metal films and Si. In these studies we have Ma^{ur} He ion backscattering spectrometry, Auger electron spectroscopy, secondary electron microscopy and glanc-ing angle x-ray diffraction as the principal tools of analysis. 1. At temperatures well below the Si-Al eutectic (577°C), fine grained polycrystalline Si (poly Si) in contact with Al films recrystallizes in the Al matrix. The recrystallization can be deferred or suppressed by placing a buffer layer of V or Ti between and Al film and poly Si. 2. When annealing Pt films deposited on Si in an O2 ambient the formation of PtSi does not consume all the Pt. The top layer of Pt is separated from the underlying PtSi by a thin SiO2 layer. 3. The formation of Ni silicide depends on the structural characteristics of the Si substrate. The growth of the silicide (Ni2Si) initially formed is faster on <100> and poly Si than on <111> Si. For Ni on amorphous Si, NiSi also appears.

11703

是我们是我们,我们是我们的,我们是我们的,我们是我们的,我们是我们的,我们是我们的,我们是我们的,我们是我们的,我们是我们的,我们是我们的,我们是我们的,我们是

Eismerman, T.A., Miller, C.S. et al. (TRW Systems Group, Redondo Beach, CA) CHARGE COUPLED DEVICES IN SIGNAL PRO-CESSING SYSTEMS VOL. II. ANALOG SIGNAL PROCESSING. 85 pp., Dec. 1974. AD/A011 499. N00014-74-C-0068

The application of CCD's to analog signal processing was investigated. The ideal analog application of CCD's is the correlation function. Both recursive and nonrecursive analog sampled data filters are discussed. CCD matched filter designs are analyzed and design criteria derived. System applications and detailed. These include range gated filters, doppler comb filters, and IFF beacons for radar systems; analog recursive filters and correlators for communication systems; and memories for processing systems.

11704

Kirk, W.J., Jr., Carter, L.S. and Waddell, M.L. (Bendix Corp., Kansus City Div., Kansus City, MO)
CONTROL OF ELECTROSTATIC DAMAGE TO SOLID STATE DEVICES. Rept. no. BDX-613-1080, Technol. Spinoff Rept., 24 pp., Mar. 1974. N75-10830. AT(29-1)-613 USAEC

Static voltages generated on human

bodies by normal movement of assembly personnel can degrade or destroy many solid state devices not normally expected to be susceptible to damage from such a source. As energy-storage model of the human body was developed and used to determine the levels of static voltage that degrade various devices. A system was assembled and used to continuously monitor and display the level of static voltage on an operator. The additional problem of static voltages created by solvent-spraying was studied and the benefits of varying the solvent volume resistivity were verified.

11706

Schanable, G.L., Kern, W., and Comizzoli, R.B. (RCA Labs., Princeton, MJ)
PASSIVATION COATINGS ON SILICON DEVICES.
J. of Electrochem. Soc.: Solid-State Sci.
Technol. 122, no. 8, 1092-1103, Aug. 1975

This paper reviews the materials and techniques used to apply passivation coatings to completed silicon devices. Principal production techniques used in passivation of silicon devices include thermal oxidation, high-temperature diffusion, high-temperature chemical vapor deposition of Si3N4 or Al2O3, low temperature chemical vapor deposition of glass-like SiO2 or phosphosilicate layers (deposited at approximately 400°C), rf sputtering of SiO2 mechanical deposition of glass frit layers which are subsequently fused, and application of organic polymer films. The effects of passivation layers on silicon device reliability are discussed, and the interrelationships among the silicon device, the passivation layer or layers used and the final encapsulation are indicated.

Dickson, F.H. and Garrett, J.C. (Collins Radio Co., Dallas, TX)
PACKET RADIO COMMUNICATIONS COLLINS RADIO COMPANY. Rept. no. 523-0699923-.
001C3L, Quart. Tech. Rept., Oct. 1, 1973-8ept. 30, 1975, 38 pp., Mar. 31, 1975.
AD/8003 570L. DAHC15-73-C-0192

This project has focused on the impact of rf channel, network design, and technology on the repeater because it is the critical communications element in a packet radio network. It can be corverted to a station by adding a minicomputer, and to a terminal by adding appropriate 1/0 components. Since a repeater has been successfully implemented, it is reasonable to conclude that a pactet radio network is technically feasible. Future experiments must be aimed at demonstrating operation of an entire network.

11798

Dunkley, J.L., Bayazit, Y.N. and Tickle, A.C. (Solid State Res. Corp., Scottsdale, AZ)
IMTEGRAMED DEVICE ANALYSIS MODELING AND DESIGN. Rept. no. AFAL-TR-75-169, Final Tech. Rept., Feb. 1, 1973-Jan. 1, 1975, 258 pp., Sept. 1975.
F33615-73-C-1101

This report presents results of a study of a multi-section, two dimensional non-linear transistor and resistor model amenable to computer analysis for significantly improved circuit analysis compatible with SEPTRE, TRAC, and TIME. Theoretical considerations were primarily developed by the staff of Solid-State Research Corporation.

11709

,是是这个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是

Eisen, F.H., Higgins, J.A. and Immorlica, A.A. et al. (Rockwell Internatl. Sci. Center, Thousand Oaks, CA)
INVESTIGATION OF THECNOLOGICAL PROBLEMS
IN GAAS. Rept. no. AFCRL-TR-75-0435,
Rept. no. SC5017.4SAR, Semiann. Tech.
Rept. no. 1, 116 pp., July 25, 1975

Various technological problems in the development of GaAs microwave devices are covered in this report. The goal is to advance the state-of-the-art in material and device technology. The work reported here includes epitaxial growth of high-resistivity and multiple ultrathin films, study of the relationship between device performance and material parameters using FETs and p-n junctions, study of noise and impact ionisation coefficients in IMPATT structures under high elactric field, preparation of high-quality oxide films for surface passivation, growth of semi-insulating substrates, and characterization techniques

and study of ion implantation as a tool for microwave device fabrication. The activities and the progress made during the six-month period are described in separate sections. Future plans for the next reporting period are also included.

11710

HAM, W.E. (RCA Labs., Princeton, H3) HIGH SPEED COMPLEMENTARY METAL-OXIDE-SENICOMDUCTOR/SILICON-ON-SAPPHIRE. Rept. no. TREE-75-CR-42, Pinal Rept., Phase XI, Fac. 1, 1972-Apr. 30, 1975, 60 pp., Nov. 1975. NO0014-73-C-0090

This study consisted primarily of two parts. The first part was a study of the physical structure of the edge region of silicon-on-sapphire islands. The second part of the study consisted of examining the electrical properties of the edge region, particularly after irradiation.

11711

Jellison, J.L. (Sandia Labs., Albuquerque, NM)

EFFECT OF SURFACE CONTAMINATION ON THE THERMOCOMPRESSION BONDABILITY OF GOLD.

pg. 271-77. Proceedings 1975, 25th Electrohic Components Conference. IEEE Trans. on Parts, Hybrids, and Packaging PHP-11, no. 3, 206-11, Sept. 1975

The recent development of a microshear test has made possible the quantitative study of the effect of surface contamination on thermocompression ball bonding of gold to gold metallization. Contaminant filas were characterized by Auger electron spectroscopy and low energy ion spectroscopy. The thermocompression gold bonding process was found to be highly temperature dependent when organic films, which are barriers to metallic bonding, are present. Much of this temperature dependence could be eliminated by removing the contaminant films by uv radiation prior to thermocompression bonding. Post-heat treatment resulted in the growth of metallic bond interfaces, presumably by sintering mechanisms.

Holloway, P.H. and Long, R.L. Jr., (Sandia Labs., Albuquerque, NH) ON CHEMICAL CLEANING FOR THERMOCOMPRESSION BONDING. IEEE Trans. on Parts, Hybrids and Packaging PHP-11, no. 2, 83-88, June 1975

The removal of a Cr203 contaminant oxide film from gold surfaces by a coric army rum nitrate (CAR) etch and two dif-ferent potassium iodide plus iodine (K1 r l2) etchants was inv. a igated using Auger electron spectros. opy and there mocompression (TC) bonding. It was shown that CAN effectively attacked and removed the Cr203 while the K1 + 12 cotacked the underlying gold film. The K1 + 12 improved the TC bondability both by undercutting some of the Cr203 and by roughening the gold, thereby allowing more deformation to occur during bonding. The implications of these results on selection of a chemical cleaning agent are discussed. The ability of CAN to dissolve a chromium adhesion layer under the gold metallization has also been investigated. It was shown that a heat treatment of 300°C for two hours in air prevented this undercutting; possible reasons are discussed.

11713

1

Satake, T. (Nippon Elec. Co., IC. Div., Kawasaki, Japan) ELECTRONIGRATION FAILURE IN NICT THIN-FILM STRIPES. 2ppl. Phys. Letters 23, no. 9, 496-98, Nov. 1, 1973

Electromigration-induced failure in NiCr thin film stripes is investigated. The composition of evaporated NiCr thin films is 77:23 Ni/Cr in weight %, according to a spectroscopic analysis. The mean time to failure of NiCr thinfilm stripes can be qualitatively expressed by a relation similar to that held in the MTF of Al thin-film stripes, i.e., MTF^{OC} J⁻ⁿ exp(\$\phi/KT)\$. However, the values of n and \$\phi\$ of NiCr are 13 and 1.4 eV, respectively, whereas those of Al are 2 \$\sim 3\$ and 0.41 eV, respectively.

11714

Bube, K.R. and Hitch, T.T. (RCA Labs., Princeton, NJ)
RASIC ADMESION MECHANISPS IN THICK AND THIN FILMS. Rept. no. PRRL-75-CR-18, Quart. Tech. Rept. no. 1, Jan. 1-Mar. 31, 1975, 35 pp., Apr. 30, 1975.
M00019-75-C-0145

This second-year effort is directed to expanding the basic study to include silver and copper films as well as gold. By way of comparison, gold thick films are highly conductive, corrosion-resistant, thermo-compression bondable, vir-

tually free from electrolytic migration, and compatible with ruthenium-based thick-film resistor systems and crossover dielectric mr'urials. However, gold films are readily hissolved by tinbearing solders and thermally aged sold-ered joint strength is poor. Silver films are considerably less expensive, on an ounce-for-ounce basis, than gold and are not subject to severe electrolytic migration, if used in hermetically sealed packages. With silver films, however, special geometric and processing precautions must be exercised when silver is used a. electrodes for Ru-based resistor system: In addition, silver's high mobility in pross-over dielectric materials seriously limits its use in multilevel package designs. To successfully resist corrosion, silver films must be over coated or hermetically sealed. Copper thick films are also highly con-ductive and solderable, and represent the best low-cost alternative to noble metal films. Copper's limitations include the necessity to fire in a nitrogen or other inert atmosphere. Additionally, protection from moisture and corrosive ambients must be provided. Thermal aging characteristics after soldering are poor due to the formation and growth of copper-tin intermetallic compounds. Thermal aging characteristics after soldering are poor due to the formation and growth of copper-tin intermetallic compounds. A chief aim will be to identify relative microstructural effects on adhesion and thereby chart potentially different paths of improvement for gold, silver, and copper films. The basic study of microstructural effects upon adhesion will continue to be augmented by evaluation of processing upon commercial silver and copper inks.

1

11718

Anon.

14th ANNUAL PROCEEDINGS, RELIABILITY PHYSICS 1976. Sponsored by the IEEE Electron Devices Group and the IEEE Reliability Group. Caesara Palace, Las Vegas, NV., Apr. 20-22, 1976

Sessions:

Devices
Reliability Technology Basic Failure
Analysis T. hniques and Application
Applications of Surface Analytical
Techniques to Failure Analysis
Bonding, Metallization and Hybrids
Printed Circuit Boards and Capacitors
PROMS
Encapsulation

The state of the s

Thomas, E.F. (NASA, Goddard SFC, Greenbelt, MD) THE HECHANISMS OF DEGRADATION IN AN OPTI-CALLY COUPLED ISOLATOR. 14th Annual Proceedings, Reliability Physics 1976

The degradation characteristics of an optically coupled isolator were defined for both photodiode and phototransistor operation. Although degradation was due mostly to degradation of the GaAs LED, additional degradation, due to channel formation within the transistor, was also observed. A discussion of the mechanisms causing the observed degradation is presented.

11720

在这种是这种的情况,也是不是是不是是不是是不是是不是是不是是不是,我们就是是我们的人,也是是是不是,他们也是是是不是是是是,我们也是是是是是是是是是是是是是是是 "我们就是我们的,我们就是我们的人,我们就是我们的人,我们就是我们的人,我们就是我们的人,我们就是我们的人,我们就是我们的人,我们就是我们的人,我们就是我们的人

Hewlett, F.W., Jr. and Pederson, R.A. (Bell Labs., Allentown, PA)
THE RELIABILITY OF INTEGRATED INJECTION LOGIC CIRCUITS FOR THE BELL SYSTEM.
14th Annual Proceedings, Reliability Physics 1976

The reliability of Integrated Injection Logic (I2L) circuits fabricated in a standard bipolar technology with Au interconnection based on accelerated stress aging is reported. A threshold voltage for Au electrolysis has been identified. Successful operation of a nonisolated I²L circuit without moisture protection in salt water has been demonstrated. This is possible because power supply voltage and logic swings are below the threshold of Au electrolysis. Bias temperature (20mW/300C) and bias humidity (24mW/85C/85% RH) stress of a 250-gate, T²L-compatible, I²L random logic chip indicate median lives of 600,000 and 100,000 hours, respectively, in these ambients for the main populations. Finally, step-stress data on 12L current gain (Bu) from 150C to 325C under bias indicate only minimal degradation at higher temperatures. (The current gain must be 1.0 for logical operation).

11721

Potter, H.C. and Reber, D.R. (Bell Labs., Reading, PA)
A STUDY OF SURFACE CHARGE INDUCED INVERSION FAILURE OF JUNCTION ISOLATED, MONO-LITHIC SILICON INTEGRATED CIRCUITS. 14th Annual Proceedings, Reliability Physics 1976

The transient and steady state characteristics of dielectric passivated SIC failure caused by charge spread on the dielectric surface has been studied. The results show that devices may recover after sufficiently long times under bias. The physical and electrical design characteristics leading to this effect are described.

11722

Abbas, S.A. and Davidson, E.E. (IBM, Hopewell Junction, NY)
RELIABILITY IMPLICATIONS OF HOT ELECTRON GENERATION AND PARASITIC BIPOLAR ACTION IN AN IGFET DEVICE. 14th Annual Proceedings, Reliability Physics 1976

For an IGFET whose channel is very short, the current gain of the lateral parasitic bipolar transistor that resides below the IFGET's surface can become significant. With sufficient drain voltage for impact ionization to occur, the bipolar region can conduct, causing the useful voltage range of the IGFET to be limited to a fraction of the drain breakdown voltage. Furthermore, the action of the bipolar region can lead to a profusion of hot electrons which, upon injection into the gate oxide, eventually cause a shift in threshold voltage, leading to device degradation and failure.

11723

Smith, J.S. and Talada, D.D. (U.S. Air Force, RADC, Griffiss AFB, NY) A CMOS/SOS RELIABILITY STUDY. 14th Annual Proceedings, Reliability Physics 1976

This paper describes a program to evaluate the reliability of the CMOS silicon-on-sapphire (SOS) device technology. The program consisted of characterization, accelerated step stress testing and failure analysis of 160 CMOS/SOS circuits from three manufacturers. The significant failure mechanisms observed and their relationship to the SOS technology are described.

11724

Loro, A. (Bell Northern Res., Ottawa, Can.)
MICROSURGERY AS A TOOL IN THE ANALYSIS
OF L.S.I. SILICON CHIPS. 14th Annual
Proceedings, Reliability Physics 1976

The ability to open or bridge selected conductors on an L.S.I. chip opens up a wide range of analytical opportunities in the field of failure analysis, design debugging, mask error correction and competitive device analysis. Effective methods of servering, repairing and interconnecting conductors in high density L.S.I. silicon chips are described. The design criteria for a simple precision tool providing the dual functions of microsurgery and subsequent electrical probing of components are discussed. Results obtained with the methods described on various commercial and custom L.S.I. circuits are presented.

Paulson, W.M. and Lorigan, R.P. (Motorola, Inc., Phoenix, AZ) THE EFFECT OF INPURITIES ON THE CORRO-SION OF ALUMINUM METALLIZATION. 14th Annual Proceeding, Reliability Physics 1976

Surface impurities are an important factor that affects the reliability of semiconductor devices exposed on THB environments. Aluminum metallized specimens were intentionally contaminated with controlled amounts of Na, K, and Cl. Corrosion was observed at both the anode and cathode $f_{\rm C}$ llowing THB tests. A model is proposed to explain the observed corrosion processes.

11726

是一个人,我们也是一个人,我们也是一个人,我们也是一个人,我们也是一个人,我们也是一个人,我们也是一个人,我们也是一个人,我们也是一个人,我们也是一个人,我们也是 第二十二章 第二十二十二十二章 第二十二章 第二十二章 第二十二章 第二十二章 第二十二章 第二十二章 第二

Hall, E.L., Koblinski, A. and Gragg, J. E., Jr. (Motorola, Inc., Phoenix, AZ) BERYLLIUM -- A HIGH RELIABILITY THIN FILM METALLIZATION. 14th Annual Proceedings, Reliability Physics 1976

The use of pure beryllium-19wtt aluminum alloy as high reliability thin film metallizations on semiconductor devices is described. The important metallurgical properties, the processing, and the use on actual devices is discussed. Precautions for handling beryllium in a semiconductor processing environment are detailed since, in certain forms, it is a toxic material.

11727

Bushmire, D.W. (Sandia Labs., Albuquerque, NM) GOLD ALUMINUM INTERMETALLICS ON THIN FILM HYBRID MICROCIRCUIT SUBSTRATES. 14th Annual Proceedings, Reliability Physics 1976

The effects of gold aluminum intermetallic growth on the reliability of interconnects to thin film hybrid microcircuits have been studied. The most reliable combinations of three different metallization systems and four different wire systems are determined.

11728

Newsome, J.L., Oswald, R.G. and Rodgriques De Miranda, W.R. (Honeywell, Inc., St. Petersburg, FL)
METALLURGICAL ASPECTS OF ALUMINUM WIRE
BONDS TO GOLD METALLIZATION. 14th Annual
Proceedings, Reliability Physics 1976

A study is made of the intermetallical which form when aluminum wire is ultrasonically joined to thin and thick film gold metallizations and stored for extended times at moderate temperatures. Conclusions are reached concerning the

effects of conductor surface topography, thickness, and purity on bond reliability.

11729

Kossowcky, R. (Westinghouse Res. Labs., Pittsburgh, PA) and Robinson, A.I. (Westinghouse Elec. Corp., Lima, OH) INVESTIGATION INTO FAILURES OF AL WIRES BONDED TO AU METALLIZATION IN MICROSUBSTRATES. 14th Annual Proceedings, Reliability Physics 1976

The microstructural characteristics of Al-wire bonds to Au metallization were investigated using SEM and Auger spectroscopy. Poor initial bond strength and failure of the bond after H₂ brazing cycle is attributed to impurities in the Au inks, These impurities form brittle intermetallics with Al and brittle, readily reducible, low melting glasses. The water vapor pressure created after the H₂ cycle is high enough to lift the initially ppor bond.

11730

Martin, B.D. (IBM, Hopewell Junction, NY)
DESIGN AND USE OF A LASER INTERFEROMETER FOR ULTRASONIC BONDING STUDIES. 14th Annual Proceedings, Reliability Physics 1976

An inexpensive in-line laser interferometer has been designed and built for studying ultrasonic bonding phenomena. Construction details are presented. Two applications are discussed: measurement of relative motion at the wirebonding pad interface, and transverse motion of a wire during ultrasonic bonding.

11731

Harman, G.G. (U.S. Dept. of Commerce, Natl. Bur. of Standards, Washington, D.C.) THE USE OF ACOUSTIC EMISSION AS A NON-DESTRUCTIVE TEST FOR BEAM LEAD BOND INTE-GRITY. 14th Annual Proceedings, Reliability Physics 1976

The use of acoustic emission (AE) as a non-destructive test to determine beam lead integrity has been investigated. Devices with one or more poorly bended beams were mechanically stressed by pushing or pulling the die with a probe that is also an acoustical waveguide and detector. Various AE waveform signatures were obtained for specific poorly bonded beams.

Spriggs, R.S. and Cronshagen, A.H. (Aerojet Electro-Systems Co., Azusa, CA) NON-DESTRUCTIVE RADIOGRAPHIC INSPECTION OF CERAMIC CHIP CAPACITORS FOR DELAMINATIONS AND VOIDS. 14th Annual Proceedings, Reliability Physics 1976

This paper discusses x-ray radiographic examination as a technique for detecting internal construction defects in ceramic capacitors. The methodology used, equipment requirements, critical beam and capacitor orientation parameters, minimum detectable void and plate separation and a comparison with cross sectioning technique is presented. Also discussed is the accept/reject criteria used for x-ray examination of voids and the results of accelerated life tests conducted on capacitors by x-ray grading to have varying degrees of voids.

11733

Kenney, G.B. (MIT, Cambridge, MA) and Jones, W.K. (C.S. Draper Lab., Inc., Cambridge, HA) FUSING MECHANISM OF NICHROME RESISTOR LINKS IN PROGRAMMABLE READ-ONLY MEMORIES (PROM) DEVICES. 14th Annual Proceedings, Reliability Physics 1976

PROMs from four commercial vendors have been analyzed by transmission electron microscopy. High resolution photomicrographs and chemical analysis of the reaction products generated during the fusing operation have been obtained. A fusing model, based on the prinicples of liquid sheet disintegration, has been developed to predict the structure found within the gap region.

11734

Davidson, J.L., Gibson, J.D., Harris, S.A. and Rossiter, T.J. (Harris Semiconductor, Melbourne, FL) FUSING MECHANISMS OF NICHROME THIN FILMS. 14th Annual Proceedings, Reliability Physics 1976

This paper will discuss the physical and chemical properties of nichrome as a thin film fusible material. Several physical models of fusing will be discussed from a theoretical standpoint. One of the models is shown consistent with experimental data which includes TEM analysis of fuse gap microstructures. Based on a physical understanding of the fusing mechanism, programming conditions that achieve the most reliable fuse gap structure will be presented.

11735

Marques, A.M. and Partridge, J. (C.S. Draper Lab., Inc., Cambridge, MA) PROGRESS REPORT ON NICT PROM RELIABILITY STUDIES. 14th Annual Proceedings, Reli-

ability Physics 1976

An in progress report on the relation of programming conditions, yield, electrical test and burn-in screening, to PROM reliability history and regrow failures is presented. Data relating to the prevalent theories of the regrow mechanism is given along with programming and processing procedures found, to date, to contribute to megrow failures.

11736

Kahng, D. (Bell Labs,, Murray Hill, NJ) DUAL DIELECTRIC CHARGE STORAGE NON-VOLA-TILE MEMORY CELLS. 14th Annual Proceedings, Reliability Physics 1976

It is shown that when suitable interfacial dopants such as w are introduced in a well-defined concentration range, the right-erase characteristic of dualdielectric charge-storage cells are enormously improved. The upper limit of the dopant is dictated by its influence on the dielectirc properties of the outer layer and is determined to lie at about 10¹⁵ per centimeter square for Al₂0₃. Cells with 5x10¹⁵ per square centimeter interfacial dopants showed marked increase in charge leakage. The lover limit is determined to lie at about 1014 per square centimeter by comparison with cells with no interfacial dopants. The improvement in right-erase characteristics of these cells is of such a magnitude as to allow using relatively thick silicon-dioxide layers (greater than 50 Å). This study indicates that cells with thinner outer layers that would operate at gate-pulse voltages in the 25V, 1 microsecond range, should be feasible.

11737

Rosenberg, S. (Intel Corp., Santa Clara, CA)
POLYSILICON FUSE RELIABILITY. 14th Annual Proceedings, Reliability Physics
1976

This paper defines the major failure mechanisms associated with polysilicon fuse PROMs. High temperature accelerated lifetests are used to observe the predominant cause of device failures. Two 85°C systems were built to determine the occurrence of these failures during normal device operation.

Gear, G. (Intel Corp., Santa Clara, CA) PAMOS PROM RELIABILITY STUDIES. 14th Annual Proceedings, Reliability Physics 1976

The same of the sa

Since the introduction of the UV erasable MOS PROM utilizing the floating gate "FAMOS" transistor cell, little device reliability data has been available. This paper presents data oriented reliability studies on the P-Channel FAMOS PROM. High temperature bakes were used to determine charge loss mechanisms and characteristic activation energy. High temperature operating lifetests and systems use data were utilized to determine retention times and component fail—ure rates.

11739

Brockhoff, W.R. (Intersil, Inc., Cupertino, CA)
ELECTRICALLY SHORTED SEMICONDUCTOR JUNCTIONS UTILIZED AS PROGRAMMABLE READ-ONLY MEMORY ELEMENTS. 14th Annual Proceedings, Reliability Physics 1976

Occasionally a problem becomes a solution. In search of a reliable element to use as the electrically alterable storage element in a programmable redd-only memory (P-ROM) the well-known failure mode of the shorted semiconductor junction was studied. Since a shorted junction is "easily produced" and remains shorted indefinitely, it can be used as a reliable P-ROM storage element. This paper describes the programming technique and summarizes over two years of reliability characterizations performed on actual P-ROM devices produced using this technique.

11740

Franklin, P. (Monolithic Memories, Inc., Sunnyvale, CA) A RELIABILITY ASSESSMENT OF BIPOLAR PROM's 14th Annual Proceedings, Reliability Physics 1976

Design factors effecting the reliability of Schottky T²L PROM's are discussed with special attention to the high voltage programming circuitry and fuse design. Key process controls during nichrome deposition, fuse delineation (masking) and subsequent processing environments have been developed as a result of device failure analysis. Approaches to functional and AC testing before actual programming are detailed with respect to the use of additional test "bit" and "word" lines and device design layout. One pulse programming of extra test fuses in each device is used as a special manufacturing screen to remove would be failures. "User" liabilities involved in programming, testing and Hi-Rel pro-

cessing are explored with emphasis on long term reliability.

11741

Vanderkooi, N. and Riddell, M.N. (Allied Chem. Corp., Morristown, NJ)
DYNAMIC PERMEABILITY METHOD FOR EPOXY
ENCAPSULATION COMPOUNDS. 14th Annual
Proceedings, Reliability Physics 1976

Water vapor permeability through semiconductor encapsulation, a fundamental mechanism leading to device failure, requires an adequate permeation test to evaluate and develop improved reliability encapsulation materials. The test must overcome the limitations of current standard tests and be capable of measuring permeability and diffusion coefficients rapidly over a range of temperature, permeants and thicknesses typical of device operating conditions. This paper demonstrates the application of such a test to the development of epoxy encapsulation compounds.

11/42

Wakashima, Y., Inayoshi, H., Nishi, K. and Nishida, S. (Hitachi, Ltd., Tokyo, Japan)
A STUDY OF PARASITIC MOS FORMATION ME-CHANISM IN PLASTIC-ENCAPSULATED MOS DE-VICES. 14th Annual Proceedings, Reliability Physics 1976

With a view to eliminating parasitic MOS formation in plastic encapsulations, we studied its mechanism and found in depends not only on surface charge but also on bulk charge in plastic materials. Electrical measurements and XMA analysis revealed the charge carrier to consist of certain negative ions containing chloring.

11743

Grego Leach, A.J. 1984, Essex Junction, VT)
POLYM - WE PASSIVATION RELIABILITY STUDY.
14th hual Proceedings, Reliability
Physic - 1976

howeveletely cured polyimide, in diract matist with the surface of an n-channel 100 semory array chip, is shown to exhibit a propensity toward quasi surface inver n From the Arrhonius model, an activation energy of 1.1 eV for this phenomena is colculated. A molecular linkage related disale theory explaining this behavior is presented and correlated with dissipation factor versus cure temperature/time curves obtained via mercury probe and aluminum dot techniques. Correlation is also made to 10K power-on-hour 85°C reliability stress data showing the inverse dependency of time-to-fail on dissipation factor.

The county produced the second second

Woodard, J. (Dexter Corp., Olean, NY) THERMALLY STIMULATED DISCHARGE EFFECTS IN POLYMER ENCAPSULANTS. 14th Annual Proceedings, Reliability Physics 1976

Regions of polymer encapsulant formulations are frequently and simultaneously exposed to high temperatures and high electric field strengths when used in encapsulation of semiconductor devices. The relatively new technique of thermally stimulated discharge is used to study the effects of these polarizing fields on various epoxy compounds. The dependence of the unique discharge curve shapes found for these systems on chemical composition is noted. Evidence is presented to indicate new and correct methods of analysis. Finally, desirable polarization properties for an epoxy encapsulant are defined, and an approach to the development of systems exhibiting these desirable properties is outlined.

11745

Fitch, W.T. (Motorola, Inc., Phoenix, AZ)
EXTENDED TEMPERATURE CYCLING OF PLASTIC ADD CERAMIC IC'S WITH THERMAL SHOCK PRE-CONDITIONING. 14th Annual Proceedings, Reliability Physics 1976

This paper reports the results of an RADC-supported investigation to determine if an interaction between 15 cycles of thermal shock preconditioning and 3,000 cycles of temperature cycling could be observed. Four plastic DIP, three hermetic flat packages and four ceramic DIP were compared. The results of the matrix experiment were anlayzed by Analysis of Variance. Comparisons from the analysis are given and failure mode and mechanisms discussed.

KEYWORD IN CONTEXT INDEX

```
RAC LIBRARY DOCUMENT TITLE -- KEY MORD IN CONTEXT REPORT
                                                                                                                                                                                                                                                                                      (1976 ACCESSIONS ONLY)
DOC-ACC#
         11234
                                               1969 PROCEEDINGS OF TECHNICAL PROGRAM - NATIONAL ELECTRONIC PACKAGING AND PRODUCTION
                                                                          CONFERENCE
                                                                  SYMPOSIUM ON SEMICONDUCTOR MEMORY TESTING - DIGEST OF FECHNICAL PAPERS
         11359
                                              1973 SYMPHOSIUM ON SENICURDUCTOR MEMORIT TESTING - DIGEST OF TECHNICAL PAPERS
1974 INTERNATIONAL MICROELECTRONIC SYMPOSIUM
1975 ANNUAL RELIABILITY AND MAINTAINABILITY SYMPOSIUM, PROCEEDINGS
1975 IC APPLICATIONS CONFERENCE
1975 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS
1975 NATIONAL ELECTRONIC PACKAGING AND PRODUCTION CONFERENCE, PROCEEDINGS OF TECHNICAL
         11568
         11689
         11508
         11518
          11687
                                                                          PROGRAM
                                              PROJECT PROJEC
         11535
         11433
11718
11469
          11476
                                               ACCELERATED STRESSING DETERMINATION OF USEFUL LIFE OF 2-LAYER METALLIZATION SYSTEMS
         11465
                                               ACCELERATED TESTING OF IC'S , PRESENT-DAY STATUS OF ACCELERATED TESTS , METHODS FOR PLANNING AND ANALYZING ACCELERATED-AGING, SIRENGTH OF GOLD-PLATED COPPER LEADS ON THIK-FILM CIRCUITS UNDER
          11089
          11301
          11698
                                              ACCELERATED TESTING, PRACTICAL USES OF
ACCELERATED TESTING, PRACTICAL USES OF
ACCELERATED TESTING, PRACTICAL USES OF
ACCELERATED TESTING, PROCESS CONTROL BY MEANS OF
ACCELERATED TESTING, PROCESS CONTROL BY MEANS OF
ACCESS 1024-BIT MEMORY MADE WITH ELECTRON LITHOGRAPHY, HIGH-SPEED P-CHANNEL RANDOM
ACCESS, 1024-BIT ECL PROM WITH 15-NS
ACCURACY PRECISION AND REPEATABILITY WITH RELEVANCE TO ELECTRICAL TESTING OF MICROCIRCUITS
          11461
           11463
          11462
          11267
          11058
          11616
                                                ACCURATE METALLIZATION CAPACITANCES FOR IC'S AND PACKAGES
ACHIEVE AND MAINTAIN HIGH YIELDS IN HYBRID PACKAGE HERMETIC SEALING - PROCESS CONTROL
          11148
          11603
                                              IS ANSWER . HOW TO

ACHIEVE RELIABILITY AND LONG LIFE . *ICROCIRCUIT PACEMAKER SPACE AGE SPIN-OFF TO

ACQUISTIC EMISSION AS NON-DESTRUCTIVE TEST FOR BEAM-LEAD BOND INTEGRITY . USE OF

ACQUISITION AND TECHNOLOGY . *ILITARY IC STANDARDIZATION

ACTION IN 10FET DEVICE . RELIABILITY IMPLICATIONS OF HOT ELECTRON GENERATION AND PARASITIC
         11692
          11731
          11695
                                                                          BIPOLAR
          11543
                                                ACTIVE CIRCUIT AREA JUSE OF POWER TRANSFORMATION TO MODEL YIELD OF IC'S AS FUNCTION
                                              ACTIVE LASER-TRIMER FOR PRODUCTION TRIMMING OF FUNCTIONAL HYBRID MICROCIRCJITS
ACTIVE SEMICONDUCTOR DEVICES ,LASER SCANNING OF
ADDRESSABLE CCD MEMORY ,8192-BIT BLOCK
ADDRESSABLE PAM ,CCD LINE
ADHESION MECHANISMS IN THICK-FILMS AND THIN-FILMS ,BASIC
ADHESIVES AND ORGANIC CONTINGS IN HYBRIDS ,DESIGN GUIDELINES FOR USE OF
ADVANCED CMOS CIRCUIT TECHNIQUES
ADVANCED CMOS CIRCUIT TECHNIQUES
ADVANCES CAND APPLICATIONS ,RECENT SOS TECHNOLOGY
ADVANCES AND APPLICATIONS ,RECENT SOS TECHNOLOGY
ADVANCES IN MONOLITHIC OP-AMP DESIGN ,RECENT
ADVANCES IN SOLDER GLASS TECHNOLOGY
ADVANCES IN SOLDER GLASS TECHNOLOGY
AEROSPACE COMPUTERS - PAST RELIABILITY EXPERIENCE AND FUTURE PREDICTIONS ,MOS LSI
          11613
         11540
          11469
          11432
11714
          11328
          11507
          11317
           11390
          11537
11190
11109
          11685
                                              FOR
AEROSPACE ELECTRONIC SYSTEMS DEPARTMENT SEMICONDUCTOR PRESENTATION GENERAL ELECTRIC
AFFECTING AVALANCHE INJECTION INTO INSULATING LAYERS FROM SEMICONDUCTOR SURFACE FACTORS
AFTER BURN-IN OF ALUMINUM WIRE BONDS TO THICK-FILM AND ININ-FILM GOLD CHANGES IN
STRENGTH AND RESISTANCE
AGE SPIN-OFF TO ACHIEVE RELIABILITY AND LONG LIFE MICROCIRCUIT PACEMAKER SPACE
AGE BIPOLAR MEMORY COMES OF
AGE CMOS STANDARD-PARTS LINE COMES OF
AIR ISOLATION ISOLATION TECHNIQUES FOR FABRICATING IC'S - DIELECTRIC REFILL TECHNIQUES
AND DECAL
          11194
          11477
          11591
          11692
          11511
          11665
                                                ALIGNMENT , AUTOMATIC OUT-OF-CONTACT WASK ALTERNATE MATERIALS , COLD CONNECTOR CONTACTS - DEVELOPMENT IN SEARCH FOR ALTERNATIVE TO SEMICONDUCTORS FOR FAST COMPUTER CIRCUITS , SUPERCONDUCTING TUNNEL
          11391
          11700
           11070
                                                 ALUMINA SILICON-DIOXIDE GATE DIELECTRICS , RADJATION RESISTANCE OF CHOS CIRCUITS
          11134
                                               ALUMINA SILICON-DIOXIDE GATE DIELECTRICS , RADJATION RESISTANCE OF CMOS CIRCUITS

MADE WITH

ALUMINA SILICON-DIOXIDE SILICON FET , STUDY OF CHARGE STORAGE BEHAVIOR 14 METAL

ALUMINA SILICON-DIOXIDE SILICON , POLARIZATION AND CHARGE MOTION IN METAL

ALUMINA SUBSTRATES RELIABILITY CRITERIA- USER VIEW-POINT

ALUMINUM AND GOLD METAL SYSTEMS , EFFECTS OF FAST TEMPERATURE CYCLING ON

ALUMINUM CANTILEVERED BEAMS , FLEXIBLE MULTILAYER INTERCONNECTION USING EVAPORATED

ALUMINUM ELECTROMIGRATION FAILURE STUDIES , PRACTICAL PROBLEMS IN APPLICATION OF

ALUMINUM INTERCONNECTS FOR MSI AND LSI , ENGINEERING STUDY OF DEVELOPMENT C · 2-LEVEL

ANDOLIZED
          11254
          11402
          11243
          11449
          11139
          11349
          11141
                                                                           ANOD IZED
                                                ALUMINUM INTERMETALLICS ON THIN-FILM HYBRID MICROCIRCUIT SUBSTRATES , GOLD ALUMINUM METALLIZATION , EFFECT OF IMPURITIES ON CORROSION OF ALUMINUM THIN-FILMS ON SEMICONDUCTOR DEVICES , REVIEW OF LIMITATIONS OF
          11727
           11640
```

```
RAC LIBRARY DOCUMENT TITLE -- KEY NORD IN CONTEXT REPORT
                                                                                                                                                                                                                                                                  (1976 ACCESSIONS ONLY)
DOC-ACC#
                                           ALUMINUM THIN-FILMS UNDER CONSTANT AND REVERSED DC POWERING , ELECTROMICATION FAILURE
       .11103
                                           ALUMINUM MIRE BONDS TO THICK-FILM AND THIN-FILM GOLD , CHANGES IN STRENGTH AND RESISTANCE AFTER BURN-IN OF ALUMINUM WIRE BONDS TO GOLD METALLIZATION , METALLURGICAL ASPECTS OF ALUMINUM MIRES BONDED TO GOLD METALLIZATION IN MICROSUBSTRATES , INVESTIGATION INTO FAILURES OF
        11591
       11728
        11729
                                            ALUMINUM-COPPER AL-CU-SI AND SILVER CONDUCTORS , WIDTH DEPENDENCE OF ELECTROMIGRATION
        11453
                                           ALUMINUM-COPPER AL-CU-SI AND SILVER CONDUCTORS, WIDTH DEPENDENCE OF ELECTROWIGRAT LIFE IN

AMPLIFIER IN CCD'S, DISTRIBUTED FLOATING-GATF

AMPLIFIER WITH OCTAVE BANDWIDTH, UHF HYBRID INTEGRATED 45-MATT 2-STAGE

AMPLIFIER, DESIGN AND OPERATION OF FLOATING GATE

AMPLIFIER, DEVELOPMENT OF HIGH RELIABILITY RF KEYED CROSSED FIELD

AMPLIFIER, PADIATION TOLERANT GATED VIDEO

AMPLIFIER-LIMITER, INTEGRATED INTERMEDIATE FREQUENCY

ANALOG APPLICATIONS, CMOS PLL - VERSATILE BUILDING BLOCK FOR MICRO-POWER DIGITAL

AND
       11046
11135
11473
         11407
       11133
         11674
                                                                    AND
                                           AND CCU FOR TIME SHARED RECURSIVE FILTERS DUAL DIFFERENTIAL ANALOG MULTIPLEXER JFET BIPDLAR 8-CHANNEL ANALOG PROCESSOR SERIAL ANALOG SIGNAL PROCESSING CCD ANALOG SIGNAL PROCESSING CCD'S MOVE-IN ON MEMORIES AND ANALOG SIGNAL PROCESSING CCD'S IN ANALOG SIGNAL PROCESSING REPROGRAMMABLE FILTER BANK USING CCD DISCRETE ANALOG SIGNAL PROCESSING REPROGRAMMABLE FILTER BANK USING CCD DISCRETE
         11069
         11051
         11065
         11490
          11703
          11067
                                           ANALOG SHITCH APPLICATIONS OF 10-OHM HIGH-SPEED
ANALOG SHITCH APPLICATIONS OF 10-OHM HIGH-SPEED
ANALOG SHITCHES AND MULTIPLEXERS ,FOCUS ON IC
ANALYSER USING HELIUM-NEON LASER ,SILIOON SLICE
ANALYZING ACCELERATED TESTS ,METHODS FOR PLANNING AND
ANGLE MEASUREMENTS ,CHARACTERIZATION OF THERMALLY GROWN SILICON-DIOXIDE SURFACES
          11513
         11412
        11675
11301
         11425
                                                                     BY CONTACT
                                            ANNEALING TREATMENTS ON CHARGE TRAPPING IN CVD-ALUMINA FILMS ON SILICON , EFFECTS
         11641
                                                                    OF POSTDEPOSITION
                                            ANNULAR AND ARRAY GEOMETRY SEMICONDUCTOR DEVICES ON COMPOSITE HEAT SINKS ,THERMAL PROPERTIES OF
         11284
         11141
                                            ANODIZED ALUMINUM INTERCONNECTS FOR MSI AND LSI , ENGINEERING STUDY OF DEVELOPMENT
                                           ANODIZED ALUMINUM INTERCONNECTS FOR MSI AND LSI , ENGINEERING STUDY OF DEVELOPMENT OF 2-LEVEL

ANSWER, HOW TO ACHIEVE AND MAINTAIN HIGH YIELDS IN HYBRID PACKAGE HERMETIC SEALING -- PROCESS CONTROL IS

APPEARANCE POTENTIAL SPECTROSCOPY, INVESTIGATION OF SURFACE OXIDE LAYERS BY X-RAY APPROACHES FOR IMPROVING PRODUCT RELIABILITY THROUGH RELIABILITY PHYSICS TECHNIQUES ,STUDY OF

APPROACHES TO HIGH-VOLUME IC PRODUCTION, FILM CARRIER

ARCHITECTURE, RAZORBACK CCD -- HIGH-PERFORMANCE PARALLEL INPUT DELAY LINE

ARE FACTS, BEAM-LEADS -- WHAT

AREA BY ONE-THIRD, FIRST OXIDE ISOLATED CMOS CIPCUITS CUT CHIP
         .11603
         11653
          11500
         11701
          11068
                                          ARCHITECTURE , RAZORBACK CCD - HIGH-PERFORMANCE PARALLEL INPUT DELAY LINE

ARE ARE FACTS , BEAM-LEADS - WHAT

AREA BY ONE-THIRD , FIRST OXIDE ISOLATED CMOS CIRCUITS CUT CHIP

AREA , USE OF POWER TRANSFORMATION TO MODEL YIELD OF IC'S AS FUNCTION OF ACTIVE CIRCUIT

ARRAY GEOMETRY SEMICONDUCTOR DEVICES ON COMPOSITE HEAT SINKS , THERMAL PROPERTIES

OF ANNULAR AND

ARRAY RADAR APPLICATIONS , HYBRID INTEGRATED FERRITE PHASE-SHIFTER DRIVER FOR PHASED

ARRAY, TRANSPARENT METAL OXIDE ELECTRODE CID IMAGER

ARRAYS FOR EPICIENT HYBRID PACKAGING , COMPLEX BEAM-LEADED LOGIC AND MEMORY

ARRAYS FOR SPACE STATION , DESIGN PROCESSING AND TESTING OF LSI

ARRAYS FOR SPACE STATION , DESIGN PROCESSING AND TESTING OF LSI

ARRAYS IN ESFI MOS TECHNOLOGY , FULLY DECODED MINGS STORAGE

ARRAYS , INTERGRATED MONOLITHIC PHOTOSENSOR

A/D-CONVERTER , HIGH-PRECISION  "FINI TOLERANT

A/D-CONVERTERS , APPLICATIONS OF L AMP

ASSEMBLIES , SPOT IN-LINE QUALITY CO... 1 SYSTEM FOR HYBRID MICROFLECTRONIC

ASSEMBLY AND TEST OF HYBRIDS ON EPOXY-FIBER GLASS SUBSTRATES , FABRICATION

ASSEMBLY TECHNIQUES , MICROCIRCUIT PACKAGES AND

ASSEMBLY TECHNIQUES , MICROCIRCUIT PACKAGES AND

ASSEMBLY TECHNIQUES , MICROCIRCUIT PACKAGES AND

ASSEMBLY TO HYBRID IC'S , PRODUCTION ENGINEERING MEASURES AUTOMATIC

ASSESSMENT OF BIPOLAR PROM'S , RELIABILITY

ASSESSMENT - SCREENPRINTINO THICK-FILM , TECHNOLOGY

ATMOSPHERE IN HERMETICALLY RC'ROGRAMMABLE ROM DEVICE

ATMOSPHERE IN HERMETICALLY SEALED SEMICONDUCTOR PACKAGES , MEASUREMENT AND CONTROL

OF

ATTACH THE ACT OF THE TIPOLAR PROM'S RELIABILITY SEALED SEMICONDUCTOR PACKAGES , MEASUREMENT AND CONTROL

OF

ATTACH FOR HYBRID FABRICATION . MULTILEVEL SUBSTRATE TECHNOLOGY AND EPOXY COMPONENT
          11219
          11170
          11543
         .11284
          11137
           11510
          11049
           11157
           11652
           11367
          .11258
          11052
11516
           11608
           11633
           11582
           11260
           11235
           11740
         11632
           11600
                                             ATTACH FOR HYBRID FABRICATION , MULTILEVEL SUBSTRATE TECHNOLOGY AND EPOXY COMPONENT ATTACHMENT WITH SMALL BUMP FLIP-CHIPS , SEMICONDUCTOR CHIP ATTENUATED TOTAL INFRARED INTERNAL REFLECTION FOR CHARACTERIZATION OF ELECTRONIC
         11457
11578
J1622
           11650
                                              AUTOMATED CONTROLS FOR CONTINUOUS EPITAXIAL PROCESSING OF SILICON IC'S .MANUFACTURING
                                            AUTOMATED CONTROLS FOR CONTINUOUS EPITAXIAL PROCESSING OF SILICON METHODS TECHNIQUES AND AUTOMATED METAL ETCH SYSTEM FOR IC MANUFACTURE AUTOMATIC ASSEMBLY OF HYBRID IC'S PRODUCTION ENGINEERING MEASURES AUTOMATIC DIELECTRIC QUALITY EVALUATING SYSTEM AUTOMATIC OUT-OF-CONTACT MASK ALIGNMENT AUTOMATIC TESTING OF INCOMING DIGITAL DEVICES
           11392
           11371
           11480
          11391
```

University participation of the Control of the Cont

in our experience of the second secon

de la company de la company de la company que la company de la company de la company de la company de la compa

是一个人,我们是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们也不是一个人,我们就是一个人,我们就是一个人,我们就

RAC LIBRARY DOCUMENT TITLE -- KEY WORD IN CONTEXT REPORT (1976 ACCESSIONS ONLY) JOC-ACC# AUTOMOTIVE APPLICATION, PREDICTING RELIABILITY OF SYSTEMS USING COMPLEX WOS LSI DEVICES AVALANCHE INJECTION DEVICE OPERATION AND DEGRADATION MECHANISMS ,P-CHANNEL REMRITABLE AVALANCHE INJECTION INTO INSULATING LAYERS FROM SEMICONDUCTOR SURFACE ,FACTORS AFFECTING AVALANCHE-TUNNEL INJECTION ,1024-BIT MNOS RAM USING BANDHIDTH CCD DELAY LINE ,MULTIPLEXED VIDEO BANDHIDTH CCD DELAY LINE ,MULTIPLEXED VIDEO BANDHIDTH ,UHF HYBRID INTEGRATED 45-WATT 2-STAGE AMPLIFIER WITH OCTAVE BANK USING COD DISCRETE ANALOG SIGNAL PROCESSING ,REPROGRAWMABLE FILTER BANK ,HERLE (T-PACKARD FIELD FAILURE DATA FARIER FET'S ,STATIC RAM WITH NORMALLY-OFF-TYPE SCHOTTKY BASE DIFFOLION ISOLATED TRANSISTORS FOR LOW-POWER IC'S BASIC ADMESION MECHANISM SIZE LIFTCH MEANS THE MEA BASE DIFFGUINN ISOLATED TRANSISTORS FOR LOW-POWER IC'S
BASIC ADHESION MECHANISAS IN THICK-FILMS AND THIN-FILMS
BEAK IC SOCKET LOW PROFILE DOUBLE
BEAK ICCHIOUES FOR FABRICATION OF MICROWAVE IC'S
BEAK IECHNIQUES FOR FABRICATION OF MICROWAVE IC'S
BEAK-LEAD BONDING CHARACIERIZATION OF THERMOOMPRESSION BONDING PARAMETERS FOR
BEAK-LEAD BONDING CHARACIERIZATION OF THERMOOMPRESSION BONDING PARAMETERS FOR
BEAK-LEAD DEVICES FOR POSTMOOTEN TESTS REMOVAL OF HYBRID MICROCIRCUIT
BEAK-LEAD DEVICES ANALYSIS AND DEVELOPMENT OF THERMO-COMPRESSIONBOND SCHEDULE FOR
BEAK-LEAD DEVICES JEVELOPMENT OF COMPLIANT BONDING CAPABILITY CONTAINING
BEAK-LEAD DEVICES JEVELOPMENT OF COMPLIANT BONDING CAPABILITY FOR
BEAK-LEAD SEALED JUNCTION DEVICES RELIABILITY STUDY OF
BEAK-LEAD SEALED JUNCTION DEVICES RELIABILITY OF
BEAK-LEAD SEALED JUNCTION DEVICES RELIABILITY OF
BEAK-LEADED LOGIC A 1D MEMORY APRAYS FOR FFFICIENT HYBRID PACKAGING COMPLEX
BEAK-LEADS - WHAT AME FACTS
BEAMS FLEXIBLE MULTILAYER INTERCONNECTION USING EVAPORATED ALUMINUM CANTILEVERED BEAMS .FLEXIBLE MULTILAYER INTERCONNECTION USING EVAPORATED ALUMINUM CANTILEVERED BEAMS .IC PRODUCTION MITH SLECTRON BEAMS ,IC PRODUCTION WITH ELECTRON

5FHAVIOR IN METAL ALUMINA SILICON-DIOXIDE SILICON FET ,STUDY OF CHARGE STORAGE

BEHIND - DENSER BIPTLAR ,COMING UP FAST FROM

BEIL SYSTEM ,RELIABILITY OF SEMICONDUCTOR DEVICES IN

BEIL SYSTEM ,RELIABILITY OF IIL CIRCUITS FOR

BERYLLIA SEMICONDUCTOR ,PROCESSING AND PROPERTIES OF

BERYLLIA SEMICONDUCTOR ,PROCESSING AND PROPERTIES OF

BERYLLIUM - HIGH-RELIABILITY THIN-FILM METALIZATION

BEST IN CMOS ,SAPPHINE BRINGS OUT

BELIER EPOXY PERFOR NAME LESTING AND NEED FOR STANDARDIZED FORMULATIONS ,CASE FOR

BETWEEN POWDETCY PESPONSE AND SETTLING TIME OF OP-AMPS ,RELATIONSHIP

BEWARE THOSE FEL OP-AMP SPECS

BIBLIOGRAPHY ON SEMICONDUCTOR DEVICE ISOLATION TECHNIQUES BIBLIOGRAPHY ON SEMICONDUCTOR DEVICE ISOLATION TECHNIQUES BLOCK ADDRESSED TO THE SET OF THE 116/4 BOND CHIPS JITH CONJUCTIVE FPOXIES BOND CHIPS JITH CONDUCTIVE SPOXIES

BOND IMPROVEMENT PROGRAY FOR HARRY DIAMOND LABORATORIES

BOND INTEGRITY JUSE OF ACOUSTIC FHISSION AS NON-DESTRUCTIVE TEST FOR BEAM-LEAD

BOND RELIABILITY REPORT JRE-APPRAISAL OF RAC MICROCIRCUIT MIRE

LOND SCHEDULE FOR BEAM-LEAD DEVICES JANALYSIS AND DEVELOPMENT OF THERMO-COMPRESSION

ECHDABILITY OF COLD JEFFECT OF SURFACE CONTAMINATION ON THERMOCOMPRESSION

BONDED TO GOLD SCHALLSALIDATIN MICROSUBSTRATES JINVESTIGATION INTO FAILURES OF ALUMINUM 11/29 MINDING CAPACITITY FOR SEAV-LEAD DEVICES , DEVELOPMENT OF COMPLIANT BONDING AFYBRID COMPOSENTS , PREPARATION OF SUBSTRATES WITH BUMPS FOR FACE-DOWN BONDING ON THICK-FILM CONDUCTORS , RELIABILITY CONSIDERATION FOR ULTRASONIC AIRE BONDING PARAMETERS FOR BEAM-LEAD BONDING , CHARACTERIZATION OF THERMOCOMPRESSION SONDING - STICKY OUESTION , SPOXY VS EUTECTIC BONDING STORES, ADDISON OF LASER INTERFERGALTER FOR ULTRASONIC BONDING IECHNOUSS ON RELIABILITY OF HYBRID MICROCIRCUITS , EFFECTS OF BONDING WIRES AND SEALING GLASSES WITH EXTENDED THERMAL CYCLING , DEGRADATION OF BONDING , CHARACTERIZATION OF POLYMERIC MATERIALS USED IN MICROELECTRONIC DEVICE BONDING , CHARACTERIZATION OF THERMOCOMPRESSION BONDING PARAMETERS FOR BEAM-LEAD BONDING , CHARACTERIZATION OF THERMOCOMPRESSION BONDING PARAMETERS FOR BEAM-LEAD BONDING , CHARACTERIZATION OF THERMOCOMPRESSION BONDING PARAMETERS FOR BEAM-LEAD 日が樹 11/30 BONDING . BOULPHENT REVIEW . BONDING .EOUTPMENT REVIEW —
BONDING .HIGH RELIABILITY JLIRASONIC WIRE
BONDING .HIGH-TEMPERATURE DEFORATION PROPERTIES OF GOLD THERMOCOMPRESSION
BONDING .MECHANICAL THEMANL PULSE
BONDING .MICHMICAL CLEALING FOR THERMOCOMPRESSION
BONDS TO MILD METALLIZATION .METALLURGICAL ASPECTS OF ALUMINUM WIRE
BONDS TO THICK-FILM AND THIL-FILM GOLD .CHANGES IN STRENGTH AND RESISTANCE AFTER
BURN-IN OF ALUMINUM WHIRE
BONDS .IFCHMIQUE FOW TENTING TENSILE STRENGTH OF THERMOCOMPRESSION
BORDOM-IMPLANTED I-CHANNEL MOS TRANSISTORS ,ELECTRICAL CHARACTERISTICS OF
BORDSILICATE GLASS-HILMS ,WATER ABSORPTION IN CVD BORSETTO STPOLAR PROCESS BREATDOWN OF THE RATLY SHOWN SILICON-DIDXIDE BY SELF-QUENCHING TECHNIQUE ,STUDY OF DI-LECTRIC BREAKINGH VOLTACE IN PLANE AND PLANAR P-N JUNCTIONS .SIMPLE EICH CONTOUR FOR NEAR BRINGS OUT BEST IN CHOS , SAPPHINE

```
RAC LIBRARY DOCUMENT TITLE -- KEY WORD IN CONTEXT REPORT
                                                                                                                                                                                                                                                                                              (1976 ACCESSIONS ONLY)
ODC~ACC#
                                               BRITISH NATIONAL SPACEPROGRAM ,HYBRID MICROCIRCUIT TECHNOLOGY IN BUBBLE MEMORY CHIPS ,FABRICATION OF BUBBLE MEMORY STATUS AND TRENDS IN US-GOVERNMENT DATA STORAGE APPLICATIONS
         11.376
         11430
                                             BUBBLE MEMORY STATUS AND TRENDS IN US-GOVERNMENT DATA STORAGE APPLICATIONS
BUBBLE MEMORY STATUS AND TRENDS IN US-GOVERNMENT DATA STORAGE APPLICATIONS
BUBBLE MEMORY STATUS AND TRENDS IN US-GOVERNMENT DATA STORAGE APPLICATIONS
BUBBLE MEMORY STATUS AND TRENDS IN US-GOVERNMENT DATA STORAGE APPLICATIONS
BUBBLE MEMORY STATUS AND TRENDS IN US-GOVERNMENT DATA STORAGE APPLICATIONS
BUBBLE MEMORY STATUS AND TRENDS IN US-GOVERNMENT DATA STORAGE APPLICATIONS
BUBBLE MEMORY STATUS AND TRENDS IN US-GOVERNMENT DATA STORAGE APPLICATIONS
BUILDING BLOCK FOR AICRO-POARE DIGITAL AND ANALOG APPLICATIONS CMOS PLL - VERSATILE
BULK-IHANSFER CCD'S , MEASUREMENTS ON DEPLETION-MODE FET'S AND
BUMP FILP-CHIP FABRICATION OF HIP ATTACHMENT WITH SWALL
BUMP FILP-CHIP FABRICATION OF HIP ATTACHMENT WITH SWALL
BUMPS FOR FACE-DOWN BONDING OF HYBRID COMPONENTS , PREPARATION OF SUBSTRATES WITH
BURIED-LAYER THIN-FILM PASSIVATION .TITANIUM NITROXIDE
BURNOUT OF IC'S , PULSED-POMER
BURNOUT OF IC'S , PULSED-POMER
BURNOUT OF IC'S , PULSED-POMER
BURNOUT OF ALUMINUM WIRE BONDS TO THICK-FILM AND THIN-FILM GOLD , CHANGES IN STRENGTH
AND RESISTANCE AFTER
BURNELD-CHANNEL CCD'S WITH DOPPED POLYSILICON GATES AND UNDOPED POLYSILICON INTERELECTRODE
ISOLATION, EFFECTS OF ROBIATION ON
BUTTINGCONTACTS , FAILURE MECHANISM OF METAL-POLYSILICON DOPED SILICON
CALIBRATION OF THICK-FILM RESISTOR PASTES BY MEIGHT
CAMERAS THROUGH HYBRID IC TECHNOLOGY , INIATURIZATION OF TELEVISION
CAPABILITY FOR BEAM-LEAD DEVICES , DEVELOPMENT OF COMPLIANT BONDING
CAPACITORS FOR IC'S AND PACKAGES , ACCURATE METALLIZATION
CAPACITORS FOR DELAMINATIONS AND VOIDS , NON-DESTRUCTIVE RADIOGRAPHIC INSPECTION OF
CAPACITORS FOR DELAMINATIONS AND VOIDS , NON-DESTRUCTIVE RADIOGRAPHIC INSPECTION OF
CAPACITORS , SOR DELAMINATIONS AND VOIDS , NON-DESTRUCTIVE RADIOGRAPHIC INSPECTION OF
CAPACITORS , SOR DELAMINATIONS AND VOIDS , NON-DESTRUCTIVE RADIOGRAPHIC INSPECTION OF
CAPACITORS , SOR DELAMINATIONS AND VOIDS , NON-DESTRUCTIVE RADIOGRAPHIC INSPECTION OF
CAPACITORS FOR DELAMINATION OF TO STANDARD IZED FORMULAT
         11245
          11090
         11674
         11322
11577
11578
11239
          11569
         11295
          11591
          11670
         11452
          11586
          11130
          11139
         11411
11148
11575
          11291
          11271
           11593
           11158
            11072
           11490
           11400
          11066
11067
           11069
                                                  CCD IMAGERS
            11539
           11432
                                                  CCD LINE ADDRESSABLE RAM
                                                 CCD HEMORY SYSTEM DESIGN AND PERFORMANCE OF
CCD AEMORY WITH MNOS STORAGE NON-VOLATILE
CCD MEMORY 8192-BIT BLOCK ADDRESSABLE
CCD - HIGH-PERFORMANCE PARALLEL INPUT DELAY LINE ARCHITECTURE RAZORBACK
            11683
            11365
           11469
           11068
          11395
                                                  CCD SIGNAL PROCESSORS
                                                  CCD TRANSFER USING IMPULSE AND FREQUENCY RESPONSES , MEASUREMENT OF CHARGE RESIDUAL
           11495
                                                  CCD'S
                                                 CCD'S IN ANALOG SIGNAL PROCESSING
CCD'S MOVE-IN ON MEMORIES AND ANALOG SIGNAL PROCESSING
CCD'S WITH DOPED POLYSILICON GATES AND UNDOPED POLYSILICON INTERELECTRODE ISOLATION
.EFFECTS OF RADIATION ON BURRIED-CHANNEL
          11703
11318
            11679
                                                 CCD'S ,DISTRIBUTED FLOATING-GATE AMPLIFIER IN
CCD'S ,INFLUENCE OF CLOCK MAYEFORMS ON PERFORMANCE OF
CCD'S ,LINEARITY OF ELECTRICAL CHARGE-INJECTION INTO
CCD'S ,MEASUREMENTS OF NOISE IN
CCD'S ,MEASUREMENTS ON DEPLETION-MODE FET'S AND BULK-TRANSFER
CCD'S ,STRUCTURE DEPENDENCE OF FREE CHARGE-IRANSFER IN
SIDEARE DOTENTIAL FOULTH FRAITING MEETING OF SETTING CHARGE
           11046
          11368
11263
11372
            11322
            11268
                                                 CCD'S ,SINCTURE DEPENDENCE OF FREE CHARGE-IRANSFER IN
CCD'S ,SURFACE POTENTIAL EQUILIBRATION METHOD OF SETTING CHARGE IN
CCLLS FOR FAST DENSE MEMORIES ,ISOLATION METHOD SHRINKS BIPOLAR
CELLS IN LARGE-SCALE ARRAYS ,EFFICIENT TESTING OF COMBINATIONAL LOGIC
CELLS ,DUAL DIELECTRIC CHARGE STORAGE NON-VOLATILE MEMORY
CERAMIC CAPACITOR CHIPS FOR HYBRID CIRCUITS - MANUFACTURING PROCESS ,MULTILAYER
CERAMIC CHIP CAPACITORS FOR DELAMINATIONS AND VOIDS ,NON-DESTRUCTIVE RADIOGRAPHIC
            11232
            11303
          11367
11736
          11575
11732
           11745
                                                  CERAMIC IC'S WITH THERMAL-SHOCK PRECONDITIONING .EXTENDED TEMPERATURE CYCLING OF
                                                                              PLASTIC AND
                                                 CERAMIC SUBSTRATES, INTEGRITY OF SOLDER JOINTS CONNECTING NICKEL LEADS TO THICK-FILM METALLIZATION ON CERAMICS, COMPOSITE FILM METALLIZING FOR CHANGES IN STRENGTH AND RESISTANCE AFTER BURN-IN OF ALUMINUM WIRE BONDS TO THICK-FILM AND THIN-FILM GOLD CHARACTER ISSUES AND METALLIZING OF ACCURATE STRENGTH AND THIN-FILM GOLD
           11619
          11655
11591
                                                 AND INTO-ILM COLU

CHARACTERISTICS AND MECHANISMS OF OPTICALLY-COUPLED ISOLATOR DEGRADATION
CHARACTERISTICS FOR MIL-STO-983 NEW RECOMMENDATION METHOD-1012 - THERMAL
CHARACTERISTICS OF BORON-IMPLANTED N-CHANNEL MOS TRANSISTORS ELECTRICAL
CHARACTERISTICS OF HARDENED DIGITAL IC FAMILY RADIATION
CHARACTERISTICS DEPENDENCE OF SILICON-NITRIDE FILM THICKNESS ON BIPOLAR TRANSISTOR
CHARACTERISTICS DEPENDENCE OF SILICON-NITRIDE FILM THICKNESS ON BIPOLAR TRANSISTOR
CHARACTERISTICATION AND MODELING OF BIPOLAR TRANSISTORS FABRICATED WITH CO4BINED OXIDE
AND DIFFUSED ISOLATION STRUCTURES
            11661
            11429
           11272
            11131
          11651
                                                   CHARACTERIZATION OF DEFECTS IN SILICON P-N JUNCTIONS, THERMALLY STIMULATED AEASUREMENTS
           11680
```

```
RAC LIBRARY DOCUMENT TITLE -- KEY AORD IN CONTEXT REPORT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                              (1976 ACCESSIONS ONLY)
DOC-ACC#
                                                                              CHARACTERIZATION OF ELECTRONIC FILMS ,ATTENUATED TOTAL INFRARED INTERNAL REFLECTION
               11622
                                                                           FOR
CHARACTERIZATION OF LOCALIZED DEFECTS IN DIELECTRIC FILMS DETECTION AND
CHARACTERIZATION OF PLASMA ETCHING FOR SENICONDUCTOR APPLICATIONS
CHARACTERIZATION OF PILYMERIC MATERIALS USED IN MICROELECTRONIC DEVICE BONDING
CHARACTERIZATION OF THERMALLY GROWN SILICON-DIOXIDE SURFACES BY CONTACT ANGLE MEASUREMENTS
CHARACTERIZATION OF THERMOCOMPRESSION BONDING PARAMETERS FOR BEAM-LEAD BONDING
CHARACTERIZATION OF THERMOCOMPRESSION BONDING PARAMETERS FOR BEAM-LEAD BONDING
CHARACTERIZATION OF THERMOCOMPRESSION BONDING PARAMETERS FOR BEAM-LEAD BONDING
CHARGE IN CCD'S SURFACE POIENTIAL EQUILIBRATION METHOD OF SETTING
CHARGE INDUCED INVERSION FAILURE OF JUNCTION ISOLATED MONOLITHIC SILICON IC'S STUDY
OF SURFACE
CHARGE MOTION IN METAL ALWINA SILICON-DIOXIDE SILICON POLARIZATION AND
CHARGE RESIDUAL FOR CCD TRANSFER USING IMPULSS AND FREQUENCY RESPONSFS MEASUREMENT
               11408
              11538
               11425
               11605
                11570
               11232
               11721
                11402
                11492
                                                                          OF
CHARGE STORAGE BEHAVIOR IN METAL ALUMINA SILICON-DIDXIDE SILICON FET ,SIUDY OF
CHARGE STORAGE NON-VOLATILE AEMORY CELLS ,DUAL DIELECTRIC
CHARGE TRANSPORT AND POLARIZATION EFFECTS IN DIELECTRICS OF MSI AND LSI DEVICES
CHARGE TRANSPORT AND POLARIZATION EFFECTS OF POSTDEPOSITION ANNEALING
TREATMENTS ON
CHARGE-TRANSPING IN CVD-ALUMINA FILMS ON SILICON ,EFFECTS OF POSTDEPOSITION ANNEALING
TREATMENTS ON
CHARGE-INJECTION INTO CCD'S ,LINEARITY OF ELECTRICAL
CHARGE-TRANSFER DEVICES ,THEORY OF NOISE IN
CHARGE-TRANSFER IN CCD'S ,STRUCTURE DEPENDENCE OF FREE
CHARGE-TRANSFER SENSE-AMPLIFIER ,HIGH-SENSITIVITY
CHEMICAL ASPECTS OF FAILURE MECHANISM ,MIGRATORY GOLD RESISTANCE SHORTS -
CHEMICAL CLEANING FOR THERMOCOMPRESSION BONDING ,ON
CHIP AREA BY ONE-THIRD ,FIRST OXIDE ISOLATED CMOS CIRCUITS CUT
CHIP ATTACHMENT WITH SMALL BUMP FLIP-CHIPS ,SEMICONDUCTOR
CHIP CAPACITORS FOR DELAMINATIONS AND VOIDS ,NON-DESTRUCTIVE RADIOGRAPHIC INSPECTION
OF CERAMIC
               11254
               11736
                11195
               11555
               11263
11266
               .11268
              11061
11447
11712
                11170
                                                                         CHIP ATTACHMENT WITH SWALL BUMP FLIP-CHIPS, SEMICONDUCTOR

CHIP CAPACITORS FOR DELAWINATIONS AND VOIDS, NON-DESTRUCTIVE RADIOGRAPHIC INSPECTION

OF CERAMIC

CHIP JOINING, MODULE MATERIALS FOR CONTROLLED COLLAPSE

CHIP MOUNTING TECHN LIGGY FOR HYBRIDS, INVESTIGATION OF DISCRETE COMPONENT

CHIP RESISTORS, CLTRA LOM-OHM

CHIP, LASER-TRIMMING ON

CHIP, LASER-TRIMMING ON

CHIPS FOR HYBRID CIRCUITS - MANUFACTURING PROCESS, MULTILAYER CERAMIC CAPACITOR

CHIPS WITH COMOUCTIVE EPOXIES, BOND

CHIPS, HABRICATION OF BUBBLE MEMORY

CID IMAGER APRAY, THANSPARENT METAL OXIDE ELECTRODE

CID JA-TERMINAL

CIRCUIT AREA, USE OF POWER TRANSFORWATION TO MODEL YIELD OF IC'S AS FUNCTION OF ACTIVE

CIRCUIT DESION, DIAWOND - NEW APPROACH TO MICROELECTRONIC

CIRCUIT DESION, JOIAWOND - NEW APPROACH TO MICROELECTRONIC

CIRCUIT DESION, SOS MOS MODELING FOR

CIRCUIT FOR TV RECEIVERS USING IIL TECHNIQUES, VERTICAL SYNCHRONIZING

CIRCUIT MANUFACTURER, FRUSTRATIONS OF LOW COST PACKAGING AS SEEN BY HYBRID

CIRCUIT MARERIALS, EFFECTS OF HIGH ENERGY PULSES ON HYBRID

CIRCUIT TECHNIQUES, ADVANCED CMOS

CIRCUIT TECHNIQUES, ADVANCED CMOS

CIRCUIT, NUCLEAR RADIATION RESISTANT CMOS SOS

CIRCUIT, NUCLEAR RADIATION RESISTANT CMOS SOS

CIRCUITS, CONFERENCE DIGEST OF TECHNICAL PAPERS, 1975 [SEE INTERNATIONAL SOLID-STATE

CIRCUITS FOR BELL SYSTEM, RELIABILITY OF IIL

CIRCUITS FOR BELL SYSTEM, RELIABILITY OF IIL

CIRCUITS FOR MARGINALLY TESTABLE 4K-RAM, SIMPLIFIED PERIPHERAL

IC'S IN PLASTIC PACKAGES, AELIABILITY OF THE

CIRCUITS FOR MARGINALLY TESTABLE 4K-RAM, SIMPLIFIED PERIPHERAL

IC'S IN PLASTIC PACKAGES, AELIABILITY OF THE PART OF THE PA
                11578
                11732
               11238
                11576
                11631
               11085
              11575
                11430
                11049
                11048
                 11375
                11138
                11251
                  11577
                  11601
                  11127
               11612
                 11317
                 11678
                 11394
                11518
                  11720
                 11667
                11056
11179
11134
                                                                           OF CMOS

CIRCUITS - MANUFACTURING PROCESS , MULTILAYER CERAMIC CAPACITOR CHIPS FOR HYBRID CIRCUITS - THEIR EFFECT ON RELIABILITY , REPAIRS TO COMPLEX HYBRID CIRCUITS UNDER ACCELERATED-AGING, STRENGTH OF GOLD-PLATED COPPER LEADS ON THIN-FILM CIRCUITS , CURRENT HOODING INJECTION LOGIC ~ NEW FUNCTIONALLY INTEGRATED CIRCUITS , ELECTRICAL SCREEN FOR HIGH-RELIABILITY HYBRID CIRCUITS . EMP HARDENED CMOS CIRCUITS . EMP HARDENED CMOS CIRCUITS , INFRARED SIGNATURES FOR ANALYSIS OF DIGITAL CIRCUITS , INTEGRATED THERM JONIC CIRCUITS . LOM-POMER HIGH-SPEED CMOS/SOS CIRCUITS . MEASUREMENTS OF SOLDERABILITY OF THICK-FILM CIRCUITS . PROGRAMMABLE MEMORY CIRCUITS . SELECTION AND CONTROLS OF POLYMERS USED IN MANUFACTURE OF HYBRID CIRCUITS , SUPERCONDUCTING TUNNEL DEVICES AS ALTERNATIVE TO SEMICONDUCTORS FOR FAST COMPUTER
                11575
                11459
11698
11074
                  11620
                  11494
                .11276
                11644
                  11497
                11606
                11482
11594
11070
                                                                              CLEANING BY ULTRAVIOLET RADIATION .SURFACE
CLEANING FOR THERMOCOMPRESSION BONDING .ON CHEMICAL
CLEANING OF METAL SURFACES .PLASMA
              11654
11712
11424
```

```
RAC LIBRARY DOCUMENT TITLE -- KEY WORD IN CONTEXT REPORT
                                                                                                                                                                                                                                                                                                                                                      (1976 ACCESSIONS ONLY)
DOC-ACC#
                                                      CLOCK WAVEFORMS ON PERFORMANCE OF CCD'S, INFLUENCE OF CLOCK-PULSELESS SCANNER FOR WOS IMAGE SENSORS, JULTRA HIGH-SPEED CMOS AND COMPLEMENTARY ISOLATED BIPOLAR TRANSISTOR MONOLITHIC INTEGRATION PROCESS CMOS AND MICROPROCESSOR SYSTEMS JUSING BIPOLAR LOGIC TO IMPROVE PERFORMANCE IN CMOS CIRCUIT TECHNOLOGY, ADVANCED CMOS CIRCUIT TECHNOLOGY, ADVANCED CMOS CIRCUITS CUT CHIP AREA BY ONE-THIRD ,FIRST OXIDE ISOLATED CMOS CIRCUITS FOR CONSUMER APPLICATIONS

CMOS CIRCUITS MADE #ITH ALUMINA SILICON-DIOXIDE GATE DIELECTRICS, RADIATION RESISTANCE
         11 368
11047
11275
11509
           11507
             11317
            11170
          11667
           11134
           11494
                                                         CMOS CIRCUITS , EMP HARDENED
CMOS CUSTOM DESIGN , DOING YOUR OWN THING -
CMOS IC'S IN AUTOMOBILE ENVIRONMENT
           11669
            11670
           11261
                                                          CMOS IC'S .LATCH-UP IN
                                                         CMOS IC'S ,LIMITATIONS ON MAXIMUM OPERATING VOLINGE OF CMOS IC'S , RELIABILITY OF CMOS IC'S ,TOTAL-DOSE RADIATION HARDENED CMOS IS HIGH-RELIABILITY TECHNOLOGY
         11565
             11699
            11673
                                                       CMOS IS HIGH-RELIABILITY TECHNOLOGY
CMOS MASS MEMORY LOM-POWER
CMOS OFFER MINIMAL POWER DIGITAL DISPLAYS ,LIQUID CRYSTALS AND
CMOS OP-AMP, UNDERSTANDING AND USING UNIQUE
CMOS OPTIMIZATION FOR RADIATION HARDNESS
CMOS PLL - VERSATILE BUILDING BLOCK FOR MICRO-POWER DIGITAL AND ANALOG APPLICATIONS
CMOS - MATURING TECHNOLOGY, COMPARATIVE RELIABILITY EVALUATION OF
CMOS - RCA'S THRUST IN DIGITAL LOGIC, MOS - RCA PIONEERED TECHNOLOGY
CMOS SIMPLIFIES EQUIPMENT DESIGN
CMOS SOS CIRCUITRY, RADIATION RESISTANT
CMOS SOS RELIABILITY STUDY
CMOS SOS - HIGH-SPEED
           11143
11671
11517
             11557
          11674
            11691
           11 663
11 666
11 394
            11723
                                                         CMOS SOS RELIABILITY STORY
CMOS SOS RECEMBLES SOF AGE
CMOS STANDARD-PARTS LINE COMES OF AGE
CMOS TECHNOLOGY IN COMPLEX IC'S RELIABILITY EVALUATION OF
CMOS TECHNOLOGY CMOS-III - HIGH DENSITY ION-IMPLANTED
             11710
           11665
           11207
11521
11662
                                                      CMOS TECHNOLOGY , CMOS-III - HIGH DENSITY ION-IMPLANTED

CMOS TECHNOLOGY , CMOS-III - HIGH DENSITY ION-IMPLANTED

CMOS TECHNOLOGY , TIMEKEEPING REVOLUTION THROUGH

CMOS , SAPPHIRE BRINGS OUT BEST IN

CMOS-III - HIGH DENSITY ION-IMPLANTED CMOS TECHNOLOGY

CMOS-SOS CIRCUITS , LOM-POMER HIGH-SPEED

COATING FOR NON-LIDDED HYBRID MICROCIRC"ITS , CONFORMAL POLYMER

COATING FOR NON-LIDDED HYBRID MICROCIRC"ITS , CONFORMAL POLYMER

COATING NARROW RESISTIVE LINES TO INCREASE ELECTROMIGRATION RESISTANCE

COATINGS IN HYBRIDS , DESIGN GUIDELINES FOR USE OF ADHESIVES AND ORGAN;

COATINGS ON HYBRID MICROCIRCUITS , APPROACH FOR EVALUATING POLYMER MATERIALS AS PROTECTIVE

COATINGS ON SILICON DEVICES , PASSIVATION

COLLAPSE CHIP JOINING , MODULE MATERIALS FOR CONFROLLED

COLLECTOR SHORTS IN BIPOLAR DEVICES , EMITTER

COMBINATIONAL LOGIC CELLS IN LARGE-SCALE ARRAYS , EFFICIENT TESTING OF

COMBINED OXIDE AND DIFFUSED ISOLATION STRUCTURES , CHARACTERIZATION AND MODELING OF

BIPOLAR TRANSISTORS FABRICATED WITH

COMES OF AGE , BIPOLAR MEMORY

COMES OF AGE , CMOS STANDARD-PARTS LINE

COMMUNICATIONS HIGH-POMER LONG-LIVED DOUBLED HETEROSTPUCTURE LED'S FOR OPTICAL
            11668
           11255
           11521
          11497
            11460
             11478
             11328
           11642
11706
11238
11560
11367
             11567
           11511
           11511
11665
11304
11562
11707
11512
11561
                                                       COMING UP FAST FROM BEHIND - DENSER BIPOLAR
COMMUNICATIONS, HIGH-POMER LONG-LIVED DOUBLED HETEROSTRUCTURE LED'S FOR OPTICAL
COMMUNICATIONS, PACKET RADIO
COMMUNICATIONS, PRECISION PLL SYSTEM FOR DATA
COMMUNICATIONS, RELIABILITY SEMICONDUCTOR LIGHT SOURCES FOR FIBER OPTICAL
COMPARATIVE RELIABILITY EVALUATION OF CMOS - MATURING TECHNOLOGY
COMPARSION OF SEMICONDUCTING PROPERTIES OF THIN-FILMS OF SOS AND SPINEL
COMPATIBLE COMPLEMENTARY PNP TRANSISTORS, HIGH SLEW RATE MONOLIFIED OP-AMP USING
COMPATIBLE MOS LOGIC, VMOS - HIGH-SPEED TTL
COMPATIBLE RAM, 40%-BIT HIGH-SPEED ECL
COMPLEMENTARY DMOS PROCESS FOR LSI
COMPLEMENTARY ISOLATED BIPOLAR TRANSISTOR MONOLITHIC INTEGRATION PROCESS, CAUS AND
COMPLEMENTARY PNP TRANSISTORS, HIGH SLEW RATE MONOLITHIC OP-AMP USING COMPATIBLE
COMPL' FE REMOVAL OF SODIUM FROM SILICON-DIOXIDE FILMS BY FORMATION OF PROSPHOSILICATE
GLASS
             11691
             11364
            11523
11366
11057
             11564
           .11275
11523
            11399
                                                                                          GLASS
                                                         COMPLEX BEAM-LEADED LOGIC AND MEMORY ARRAYS FOR EFFICIENT HYBRID PACKAGING COMPLEX HYBRID CIRCUITS - THEIR EFFECT ON HELIABILITY ,REPAIRS TO COMPLEX HYBRID IC'S ,HIGH-RELIABILITY COMPLEX IC'S ,RELIABILITY EVALUATION OF CMOS TECHNOLOGY IN COMPLEX MOS LSI DEVICES IN AUTOMOTIVE APPLICATION .PREDICTING RELIABILITY OF SYSTEMS
            11610
            11459
            11615
           11207
            11693
                                                                                            USING
                                                         USING
COMPLIANT BONDING CAPABILITY FOR BEAM-LEAD DEVICES ,DEVELOPMENT OF
COMPONENTS IC'S PC-CAROS ASSEMBLIES ,TESTERS -
COMPONENTS ,PREPARATION OF SUBSTRATES WITH BUMPS FOR FACE-DOWN BONDING OF HYBRID COMPONENTS ,OUALITY MEASURE FOR LSI
COMPONENTS ,OUALITY MEASURE FOR HIGH-VOLUME PRODUCTION OF MICROELECTRON.
COMPOSITE FILM METALLIZING FOR CERAMICS
COMPOSITE HEAT SINKS ,THERMAL PROPERTIES OF ANNULAR AND ARRAY GEOMETRY SEMICONDUCTOR
             11633
           11239
11373
11597
            11655
           .11284
```

The party principles which is proportionally between the proportion of the principles of the principle

,这种是一种,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是 第一个人,我们是一个人,我们是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一

```
RAC LIBRARY DOCUMENT TITLE -- KEY MORD IN CONTEXT REPORT
                                                                                                                                                                                                                                                          (1976 ACCESSIONS ONLY)
DOC-ACC#
                                          C-V MEASUREMENTS , SOME PITFALLS IN FAST RAMP
CTRUMP - ITS DEVELOPMENT AND USE IN SOLUTION OF PROBLEMS OF CONDUCTION HEAT FLOW
IN SOLID-STATE DEVICES
        11400
        11227
                                                               . COMPONENT INFANT-MORTALITY - CAUSES AND
                                         CURRENT HOGOING INJECTION L'GIC - NEW FUNCTIONALLY IC'S
CUPRENT HOGOING LOGIC - NEW BIPOLAR LOGIC FOR LSI
CURRENT PULSES, DECRADATION OF MONOLITHIC SEMICONDUCTOR DEVICES BY HIGH-AMPLITUDE
CURRENT-CARRYING, RESISTANCE SENSITIVITY FOUND IN THICK-FILM RESISTORS UNDER HIGH-VOLTAGE
STRESS AT RESTRICT CONDITION OF NO
        11074
        11413
        11222
        11585
                                         STRESS AT RESTRICT CONDITION OF NO
CU-ST AND SILVER CONDUCTORS , WIDTH DEPENDENCE OF ELECTROMIGRATION LIFE IN ALUMINUM-COPPERALU
CUSTOM DESIGN , DO ING YOUR OWN THING - CMOS
CUT CHIP AREA BY ONE-THIRD , FIRST OXIDE ISOLATED CMOS CIRCUITS
CVD BOROSILICATE GLASS-FILMS , WATER ABSORPTION IN
CVD-ALUMINA FILMS ON SILICON , EFFECTS OF POSTDEPOSITION ANNEALING TREATMENTS ON CHARGE
        11 669
         11170
        11489
        11641
                                          TRAPPING IN

CYCLING EFFECTS ON ELECTRONIC EQUIPMENT AND PART RELIABILITY DORMANCY AND POWER
        11233
                                         CYCLING OF PLASTIC AND CERATIC IC'S WITH THERMAL-SHOCK PRECONDITIONING, EXTENDED TEMPERATURE
CYCLING ON ALUMINUM AND GOLD METAL SYSTEMS, EFFECTS OF FAST TEMPERATURE
CYCLING, DEGRADATION OF BONDING WIRES AND SEALING GLASSES WITH EXTENDED THERMAL
DAMAGE IN SILICON, DEVICE TAPLICATIONS OF ION-IMPLANTATION
DAMAGE TO SOLID-STATE DEVICES, CONTROL OF ELECTROSTATIC
DATA BANK, HEMLETT-PACKARD FIELD FAILURE
DATA COMMUNICATIONS, PRECISION PLL SYSTEM FOR
DATA STORAGE APPLICATIONS, BUBBLE MEMORY STATUS AND TRENDS IN US-GOVERNMENT
DATA, COMPUTER-AIDED SYNTHESIS OF IC ELECTRICAL DIAGRAM FROM MASK
DC POMERING, ELECTROMIGRATION FAILURE IN ALUMINUM THIN-FILMS UNDER CONSTANT AND REVERSED
DECAL AIR ISOLATION, ISOLATION TECHNIQUES FOR FABRICATING IC'S - DIELECTRIC REFILL
TECHNIQUES AND
DECODED MNOS STORAGE ARRAYS IN ESFI MOS TECHNOLOGY, FULLY
        11745
                                          CYCLING OF PLASTIC AND CERA-LIC IC'S WITH THERMAL-SHOCK PRECONDITIONING , EXTENDED
        11443
          11142
          11704
          11161
          11512
          11145
          11055
          11103
          11491
                                          DECODED MNOS STORAGE ARRAYS IN ESFI MOS TECHNOLOGY , FULLY
DEFECT SITES AT SILICON-DIOXIDE SILICON INTERFACES AS DETERMINED BY X-RAY PHOTOELECTRON SPECTROSCOPY
          11652
          11437
                                                                     TA RIOI-HUIDOS AT
                                          DEFECT STUDY INDUCED PASSIVATION
DEFECTS IN DIELECTRIC FILMS DETECTION AND CHARACTERIZATION OF LOCALIZED
DEFECTS IN SILICON P-N JUNCTIONS THERMALLY STIMULA D MEASUREMENTS - CHARACTERIZATION
          11450
          11408
          11680
                                          OF
DEFECTS IN SILICON MAFERS ,SCANNED SURFACE PHOTOVOLTAGE DETECTION OF
DEFECTS ,ANALYSIS OF DEPOSITED GLASS LAYER
DEFORMATION DOCURING DURING DEPOSITION OF POLYSILICON FILMS
DEFORMATION PROPERTIES OF GOLD THERMOCOMPRESSION BONDING ,HIGH-TEMPERATURE
DEGRADATION CHARACTERISTICS AND MECHANISMS OF OPTICALLY-COUPLED ISOLATOR
DEGRADATION IN OPTICALLY-COUPLED ISOLATOR ,MECHANISMS OF
DEGRADATION MECHANISMS IN REWRITABLE N-CHANNEL FAMOS
DEGRADATION MECHANISMS ,P-CHANNEL REWRITABLE AVALANCHE INJECTION DEVICE OPERATION
          11451
          11417
          11625
         11661
11719
11435
          11434
                                          DEGRADATION OF BONDING WIRES AND SEALING GLASSES WITH EXTENDED THERMAL CYCLING DEGRADATION OF MONOLITHIC SEMICONDUCTOR DEVICES BY HIGH-AMPLITUDE CURRENT PULSES DEGRADATION, SUSCEPTIBILITY OF MICROMELDS IN HYBRID MICROCIRCUITS TO CORROSION DELAMINATIONS AND VOIDS, NON-DESTRUCTIVE RADIOGRAPHIC INSPECTION OF CERAMIC CHIP CAPACITORS FOR
          11443
         11222
          11732
                                          CAPACITORS FOR
DELAY LINE ARCHITECTURE RAZORBACK CCD - HIGH-PERFORMANCE PARALLEL INPUT
DELAY LINE MULTIPLEXED VIDEO BANDWIDTH CCD
DEMANDS OF ELECTRONIC DESIGN THERMAL
DENSE MEMORIES ISOLATION METHOD SHRINKS BIPOLAR CELLS FOR FAST
DENSER BIPOLAR COMING UP FAST FROM BEHIND -
DENSITIES OF SURFACE STATES AT SILICON SILICON-DIOXIDE INTERFACE MEASUREMENT OF
          11068
          11066
          11253
          11303
          11304
          11487
          11521
                                           DENSITY ION-IMPLANTED CMOS TECHNOLOGY .CMOS-III - HIGH
DEPARTMENT SEMICONDUCTOR PRESENTATION .GENERAL ELECTRIC AEROSPACE ELECTRONIC SYSTEMS
DEPENDENCE OF ELECTROMIGRATION LIFE IN ALUMINUM-COPPER AL-CU-SI AND SILVER CONDUCTORS
          11104
          11453
                                         DEPENDENCE OF ELECTROMIGNATION LIFE IN ALUMINUM-COPPER AL-CO-SI AND SILVER CONDUCTORS
MIDTH

DEPENDENCE OF FREE CHARGE-TRANSFER IN CCD'S ,STRUCTURE
DEPENDENCE OF SILICON-MITRIDS FILM THICKNESS ON B; POLAR TRANSISTOR CHARACTERISTICS
DEPLETION MOS TRANSISTORS ,HIGH-SPEED LOCIC LSI USING DIFFUSION SELF-ALIGNED ENHANCEMENT
DEPOSITION MOS FER'S AND BULK-TRANSFER CCD'S ,MEASUREMENTS ON
DEPOSITED GLASS LAYER DEFECTS ,ANALYSIS OF
DEPOSITED SILICON DEVICES ON FUSED SILICA SUBSTRATES ,VACUUM
DEPOSITION OF POLYSILICON FILMS ,DEFORMATION OCCURING DURING
DEPTH PROFILING OF MICROELECTRONIC MATERIALS ,PROBLEMS IN USING SURFACE ANALYSIS
TECHNIQUES FOR
DESIGNER ,ION-IMPLAYSATION OFFERS FLEXIBILITY TO
DESIGNERS GUIDE FOR LSI
DESORPTION OF GASES FROM PHOTORESIST ,SURFACE
DESTOSITION MEIGHT — POWERFUL CONTROL TOOL FOR THICK-FILM PROCESS
DETECTION AND CHARACTERIZATION OF LOCALIZED DEFECTS IN DIELECTRIC FILMS
DETECTION AND CORRECTION OF MATERIALS AND PROCESSES PROBLEMS IN THIM-FILM NETWORKS
DETECTION OF DEFECTS IN SILICON WAFERS ,SCANNED SURFACE PHOTOPOIT TAGE
DETERMINATION OF SURFACE POTENTIALS ON IC'S AT HIGH-FROUGENCIES MITH SEM ,QUANTITATIVE
DETERMINATION OF THICK-FILM CONDUCTOR RESISTOR SYSTEM USEFUL TO 6-GHZ ,PRATICAL ASPECTS
IN
                                                                      WIDTH
          11268
          11651
          11064
          11322
          .11277
           11544
          11370
          11657
           11298
           11607
          11408
          .11241
11454
11541
```

```
RAC LIBRARY DOCUMENT TITLE -- KEY WORD IN CONTEXT REPORT
                                                                                                                                                                                                                                                                                                                                                                                                 (1976 ACCESSIONS ONLY)
DOC-ACC#
                                                              DETERMINATION OF USEFUL LIFE OF 2-LAYER METAILIZATION SYSTEMS VIA ACCELERATED STRESSING DETERMINED BY X-RAY PHOTOELECTRON SPECTROSCOPY , SODIUM-IONS AT DEFECT SITES AT SILICON-DIOXIDE SILICON INTERFACES AS

DEVITATION AND REMELTING OF CRYSTALS IN GLASS , FORMATION OF BUBBLES DURING DIAGNOSTIC TESTING OF MOS RAMES DIAGRAM FROM MASK DATA , COMPUTEN-AIDED SYNTHESIS OF IC ELECTRICAL DIAMOND LABORATORIES , BOND IMPROVEMENT PROGRAM FOR HARRY DIAMOND - NEW APPROACH TO MICROELECTRONIC CIRCUIT DESIGN DIELECTRIC BREAKDOMM OF THERMALLY GROWN SILICON-DIOXIDE BY SELF-OVENCHING TECHNIQUE .STUDY OF
            11437
            11090
             11379
            11055
             11475
            11138
             11436
                                                               DIELECTRIC SHEAKDOWN OF THERMALLY GROWN SILICON-DIOXIDE BY SELF-QUENCHING TECHNIQUE

DIELECTRIC CHARGE STORAGE NON-VOLATILE MEMORY CELLS ,DUAL

DIELECTRIC CONSTANT ,THICK-FILM WITH HIGH

DIELECTRIC GILMS ,DETECTION AND CHARACTERIZATION OF LOCALIZED DEFECTS IN

DIELECTRIC ISOLATION OF SILICON REGIONS

DIELECTRIC ISOLATION ,MINIMIZATION OF PARASITICS IN IC'S BY

DIELECTRIC PROCESS ,SEMICONDUCTOR THERMOPLASTIC

DIELECTRIC QUALITY EVALUATING SYSTEM ,AUTOMATIC

DIELECTRIC REFILL TECHNIQUES AND DECAL AIR ISOLATION ,ISOLATION TECHNIQUES FOR FABRICATING
            11736
11236
11408
           11629
             11581
            11480
                                                                DIELECTRIC RELIABILITY OF SILICON-DIOXIDE FILMS WITH POLYSILICON ELECTRODES, IMPROVED DIELECTRICS OF MSI AND LSI DEVICES, CHARGE TRANSPORT AND POLARIZATION EFFECTS IN DIELECTRICS, RADIATION RESISTANCE OF CHOS CIRCUITS MADE WITH ALUMINA SILICON-DIADIDE
            11427
           11195
                                                               GATE
DIFFERENTIAL ANALOG COD FOR TIME SHARED RECURSIVE FILTERS ,DUAL
DIFFUSED ISOLATION SITUCTURES ,CHARACTERIZATION AND MODELING OF BIPOLAR TRANSISTORS
FABRICATED WITH COMBINED OXIDE AND
DIFFUSION ISOLATED TRANSISTORS FOR LOW-POWER ICAS ,BASE
DIFFUSION SELF-ALIGNED ENHANCEMENT DEPLETION MOS TRANSISTORS ,HICH-SPEED LOGIC LST
USING
            11069
             11567
            11397
            11064
                                                              USING
DIFFUSION SOURCES ,PLANER
DIFUSSED GATE STRUCTURE ,5000-CHANNEL POWER FET WITH NEW
DIGEST OF PAPERS ,GOVERNMENT MICROCIRCUIT APPLICATIONS
DIGEST OF TECHNICAL PAPERS ,1973 SYMPOSIUM ON SEMICONDUCTOR MEMORY TESTING —
DIGEST OF TECHNICAL PAPERS ,1975 IEEE INTERNATIONAL SOLID—SLATE CIRCUITS CONFERENCE
DIGITAL AND ANALOG APPLICATIONS ,CMOS PIL — VERSATIONE BUILDING BLOCK FOR MICRO—POMER
DIGITAL CIRCUITS , IMFRARED SIGNATURES FOR ANALYSIS OF
DIGITAL COMPUTER ,UNIVERSAL PACKAGING SYSTEM AS APPLIED TO ALL APPLICATIONS
DIGITAL DEVICES ,AULOMATIC TESTING OF INCOMING
DIGITAL DISPLAYS ,LIQUID CRYSTALS AND CAOS OFFER MINIMAL POMER
DIGITAL IC FAMILY ,RADIATION CHARACTERISTICS OF HARDENED
DIGITAL IC S, UNIVERSAL
            11354
           11547
11123
            11359
             11674
             11644
            11126
           11627
             11131
                                                               DIGITAL IC'S .UNIVERSAL
DIGITAL IC'S .UNIVERSAL
DIGITAL LOGIC .MOS - RCA PIONFERED TECHNOLOGY CMDS - RCA'S THRUST IN
DIODE .CONTACT-HOLE OPENING FOR FABRICATING SCHOTTKY-BARRIER
DIOXIDE FILMS BY FORMATION OF PHOSPHOSILICATE GLASS .COMPLETE REMOVAL OF SODIUM FROM SILICON
             11132
             11663
            11483
                                                          DIONIDE FILMS BY FORMATION OF PHOSPHOSTLICATE GLASS, COMPLETE REMOVAL OF SODIUM FROM SILICON
DIRECTION OF ELECTROMIGNATION IN GOLD THIN-FILMS, ON
DIRECTION OF ELECTROMIGNATION IN GOLD THIN-FILMS, ON
DIRECTION OF ELECTROMIGNATION IN GOLD THIN-FILMS, ON
DISCHARGE EFFECTS IN POLYMER ENCASPALMARTS, THERMALLY STIMULATED
DISCHARGE EFFECTS OF EBS-0100E AT 200-300-AATT
DISLOCATIONS ON PROPERTIES OF METAL SILICON-DIOXIDE CAPACITORS, EFFECTS OF
DISPLAYS ALIQUID CRYSTALS AND CHOSE OFFER MINIMAL POACE DIGITAL
DISPLAYS, LIQUID CRYSTALS AND CHOSE OFFER MINIMAL POACE DIGITAL
DISPLAYS, LIQUID CRYSTALS AND CHOSE OFFER MINIMAL POACE DIGITAL
DISSIPATION, DOUBLE IMPLANTED BIPOLAR HIGH-SPEED CATES WITH LON-POACE
DISSIPATION OUBLE IMPLANTED BIPOLAR HIGH-SPEED CATES WITH LON-POACE
DISTIBUTED FLOATING-CATE AMPLIFIER IN CCD'S
DONG PROCESS FOR LSI, COMPLEMENTARY
DOING YOUR OWN THING - CMOS CUSTOM DESIGN
DOMAIN METHODS TO IC SUSCEPTIBILITY, APPLICATION OF TIME
DOPED POLYSILICON GATES AND UNDOPED POLYSILICON INTERELECTRODE ISGLATION , EFFECTS
OF RADIATION ON BURRIED-CHANNEL CCD'S WITH

DOPED SILICON BUITINGCONTACTS , FAILURE MECHANISM OF METAL-POLYSILICON
DOPED MITH OXYGEN IMPROVES DEVICES, POLYSILICON LAYER
DOWNALM TAY AND PORTE ON-OFF CYCLING EFFECTS ON ELECTRONIC EQUIPMENT AND PART RELIABILITY
DOUBLE BEAM IC SOCKET, LON PROFILE
DOUBLE DETITAXIAL ISOLATION METHOD FOR FABRICATION OF IC TRANSISTORS
DOUBLE IMPLANTED BIPOLAR HIGH-SPEED GATES MITH LOM-POACE DISSIPATION
DOUBLED HETERSTRUCTURE LED'S FOR OFTICAL COMMUNICATIONS, HIGH-POMER COMPLIAND OF MOST FARMS ISTORS
DOUBLE IMPLANTED BIPOLAR HIGH-SPEED GATES MITH LOM-POACE DISSIPATION DAIN VICTURE LED'S FOR OFTICAL COMMUNICATIONS OF HIGH PASCE-SHIFTER
DOAC ON THE PASCE OF T
            11300
            11484
           .11264
            11744
            11067
           11329
             11291
            11671
           11638
             11046
             11564
            11669
           11297
            11452
           11269
           .11233
            11688
            11312
             11062
             11562
             11498
             11546
           11282
11259
             11612
             11137
            11409
           11050
             11069
```

Employee the contraction of the

and the state of t

```
RAC LIBRARY DOCUMENT TITLE -- KEY WORD IN CONTEXT REPORT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         (1976 ACCESSIONS ONLY)
DOC-ACC#
                                                                               DURING DEPOSITION OF POLYSILICON FILMS DEFORMATION OCCURING DURING DEVITRIFICATION AND REMELTING OF CRYSTALS IN GLASS FORMATION OF BUBBLES DYNAMIC PERMEABILITY METHOD FOR EPOXY ENCAPSULATION COMPOUNDS DYNAMIC RAM USING SEM STROBUSCOPIC TECHNIQUES INTERNAL MAVEFORM MEASUREMENTS OF
               11417
              11090
                11741
                                                                             DYNAMIC PERMEABILITY METHOD FOR EPOXY ENCAPSULATION COMPOUNDS
DYNAMIC RAM USING SEM SIROBOSCOPIC TECHNIQUES , INTERNAL MAVEFORA MEASUREMENIS OF
MOS 3-TRANSISTOR
EBS-DIODE AT 200-300-MATT DISSIPATION , LIFE TEST OF
ECL AND TIL RAM TESTING , BIPCLAR
ECL CIRCUITS , FEEDTHROUGH IN
ECL COMPATIBLE RAM , 4096-BIT HIGH-SPEED
ECL PROM WITH 15-NS ACCESS , 1024-BIT
ECOM LSI RADIAC COUNTER CIRCUIT , NUCLEAR RADIATION EFFECTS ON RCA
EUGE PROFILES FOLLOWING OXIDATION , 50S ISLAND
EFFECTIVE MICROCIRCUIT SCREENING METHODS , EVALUATION OF HIGH-TEMPERATURE ACCELERATED
LIFE TEST TECHNIQUES AS
EFFECTIVEMESS , SCREEN ING PROGRAM
EFFICIENT HYBRID PACKAGING , COMPLEX BEAK-LEADED LOGIC AND MEMORY ARRAYS FOR
EFFICIENT TESTING OF COMBINATIONAL LOGIC CELLS IN LARGE-SCALE APRAYS
ELECTRIC AEROSPACE ELECTRONIC SYSTEMS DEPARTMENT SEMICONDUCTOR PRESENTATION , GENERAL
ELECTRODE AND MESHED GATE STRUCTURE , HIGH-PONER MOS FET WITH VERTICAL DRAIN
ELECTRODE CID IMAGER ARRAY , TRANSPARENT METAL OXIDE
ELECTRODES , IMPROVED DIELECTRIC RELIABILITY OF SILICON-DIOXIDE FILMS WITH POLYSILICON
ELECTROMIGRATION FAILURE IN ALUMINUM THIN-FILMS UNDER CONSTANT AND REVERSED DC POMERING
ELECTROMIGRATION FAILURE IN MICHROME THIN-FILMS UNDER CONSTANT AND REVERSED DC POMERING
ELECTROMIGRATION FAILURE IN NICHROME THIN-FILMS UNDER CONSTANT AND REVERSED DC POMERING
ELECTROMIGRATION FAILURE IN NICHROME THIN-FILMS UNDER CONSTANT AND REVERSED DC POMERING
ELECTROMIGRATION FAILURE SIUDIES , PRACTICAL PROBLEMS IN APPLICATION OF ALUMINUM
ELECTROMIGRATION LIFE IN ALUMINUM-COPPER AL-CU-SI AND SILVER CONDUCTORS , WIDTH DEPENDENCE
OF
ELECTROMIGRATION RESISTANCE .COATING NARROW RESISTIVE LINES TO INCREASE
                11542
                11563
              11514
                11057
                11058
                11678
               11439
                11160
                11610
11367
                11321
11194
                 11546
                  11049
                  11427
               11520
                 11448
                11713
                  11349
                11484
                11453
                                                                                 ELECTROMIGRATION RESISTANCE , COATING NARROW RESISTIVE LINES TO INCREASE ELECTRONICS WITH PARTICULAR REFERENCE TO COST AND RELIABILITY-VOL-1, STUDY OF MILITARY ELECTRONS IN N-TYPE INVERSION LAYERS IN -100-SURFACES OF SILICON , TRANSPORT PROPERTIES OF CONDUCTION TO SOLID STATE DEVIAGE.
                11478
                11419
11300
                                                                          ELECTRONICS WITH PARTICULAR REFERENCE TO COST AND RELIABILITY-VOL-1.STUDY OF SILITARY ELECTRONIS IN M-TYPE INVERSION LAYERS IN -100-SURFACES OF SILICON TRANSPORT PROPERTIES OF COMMUNICION OF COMMUNICION OF COMMUNICION STATE DEVICES CONTROL OF ELEMENTS OF SEMICONDUCTOR-DEVICE RELIABILITY ELEMENTS OF SEMICONDUCTOR-DEVICE RELIABILITY ELEMENTS OF SEMICONDUCTOR-DEVICE RELIABILITY ELEMENTS OF SEMICONDUCTOR-DEVICE RELIABILITY ELEMENTS OF SEMICONDUCTOR DEVICES OF ACOUSTIC EMPTHANCE DELECTRO STRUCTIVE TEST FOR BEAM-LEAD BYND INTEGRITY , USE OF ACOUSTIC EMPTHANCE OF ACOUSTIC EMPTHANCE OF ACOUSTIC EMPTHANCE OF LIQUID EPOXY EMPTHANCE OF LIQUID EPOXY EMPTHANCE OF LIQUID EPOXY ENLAST IN SEMICONDUCTOR APPLICATIONS, PERFORMANCE OF LIQUID EPOXY ENCAPSULANTS IN SEMICONDUCTOR APPLICATIONS, PERFORMANCE OF LIQUID EPOXY ENCAPSULANTS IN SEMICONDUCTOR APPLICATIONS, PERFORMANCE OF LIQUID EPOXY ENCAPSULATED MICROCLECUITS FOR LONG LIFE APPLICATIONS, STUDY OF SYLID ENCAPSULATED MICROCLECUITS FOR LONG LIFE APPLICATIONS, STUDY OF SYLID ENCAPSULATED MICROCLECUITS FOR LONG LIFE APPLICATIONS, STUDY OF SYLID ENCAPSULATED MICROCLECUITS FOR LONG LIFE APPLICATIONS, STUDY OF SYLID ENCAPSULATED MICROCLECUITS FOR LONG LIFE APPLICATIONS, STUDY OF SYLID ENCAPSULATED MICROCLECUITS FOR LONG OF PERFORMANCE OF POXY ENCAPSULATION OF DEPOXY ENCAPSULATION AND THAT OF THE PROPERTY AND THE CONTROL OF THE APPLICATION OF SOLID ENCAPSULATION AND THOSE OF STAMSISTORS, HIGH-SPEED LOGIC LSI USING DIFFUSION SELF-ALIGNED ENVIRONMENT AL FILTER

EPITAXIAL PROCESSING OF SILICON IC'S MANUFACTURING METHODS TECHNIQUES AND AUTOMATED CONTROLS FOR CONTINUOUS.

EPOX IES FOR HIGH-YOLUME PRODUCTION OF MICROELECTRONIC COMPOJENTS, USE OF FEROXISE. SONDO CHIPS WITH CONDUCTIVE POXY COMPONENT ATTACH FOR HYBRID FARBULATION, MULTILLEVEL SUBSTITATE TECHNOLOGY AND EPOXY ENCAPSULATES IN SEMICONDUCTOR APPLICATIONS, SUBFORMANCE OF LIQUID EPOXY ENCAPSULATES IN SEMICONDUCTOR APPLICATIONS, SUBFORMANCE OF LIQUID EPOXY ENCAPSULATES IN SEMICATION OF EXPERIBENCE OF LIQUID ENTRY OF THE PROPARATION OF
                11704
                11250
11739
                11731
                11560
11494
11389
                  11598
11744
                11191
11742
11741
                  11127
                11064
                  11670
               11481
11312
11650
                  11597
                11357
11457
11598
                  11741
                   11593
                 11596
                 11149
11582
11232
                  11233
                 11666
                  11634
                  11652
                  11583
                     11549
                  11392
                 11538
11149
11139
                   11279
                   11685
                  11101
                11063
                  11499
```

SUPERIOR STATE OF THE PROPERTY OF THE PROPERTY

THE REPORT OF THE PROPERTY AND THE PROPE

```
RAC LIBRARY DOCUMENT TITLE -- REY HORD IN CONTEXT REPORT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 (1976 ACCESSIONS ONLY)
DOC=ACC#
                                                                                            EXPITAXIAL GROWTH OF 51 OF AND SIFOR ISOME PRATICAL REMARKS OF DESIGN OF EXPERIMENTAL
                  11327
                                                                                            EXTEROPED TERRETURE CYCLIA OF PLASTIC AND CERATIC 10/5 HTH THER ALL-MOCK PRECONDITIONING EXTEROPED THERMAL CYCLIAC DEBORDED ON THE SALE CHARACTER OF THE CHARAC
                 11745
                    11443
                  11440
                                                                                                                                                     dime.
                                                                                            EXTRUSIC SEMICONDUCTOR FILAS , REFECT OF SURFACE MEGIONS ON ELECTRICAL COMMUNITYITY
                  11320
                                                                                           FOLIASINATOARAHO, CANUTOUPTE MOLTALORI DESCRITE ORA BELEVO HILL CANUTOLIANA STRUCTURES CONTROL ACTUAL ORAL PROPERTY RALORIES OR DISTRIBUTION CAN
                  11507
                                                                                            FABRICATING IC'S - DIELECTRIC REFILL TECHNIQUES AND DECAL AIR ISOLATION . ISOLATION
                  11491
                                                                                                                                                      FECHALOUES FOR
                                                                                           FABRICATIONS FOR FOR ACTION OF SUBJECT OF HYBRIDS ON EPOXY-FIBER GLASS SUBSTRATES FABRICATION BY LONGUES OF HYBRIDS ON EPOXY-FIBER GLASS SUBSTRATES FABRICATION BY LONGUES SPUTTERING HIGH-RESOLUTION FABRICATION OF SUBJECT CHIPS
                  טכבוו
                  11582
                  11080
                  11430
                                                                                             FABRICATION OF IC TRANSISTORS JOUNLE EPITAXIAL ISOLATION ASTHOL FOR FABRICATION OF MICROJAVE ICAS , BEAN TECHNIQUES FOR
                    11312
                  11097
                                                                                             PROBABORS OF AD MOLLABITATION OF SOLVES SIM GOMEDAN FOR AND LOS PROBABORS OF AD MOLLABITAD AND LABORS OF ADMINISTRATION OF SOLVES AND LOS PROBABORS OF ADMINISTRATION OF
                  11496
                                                                                                                                                   HOR
                                                                                           FABRICATION OF VIOES PRICOTYPE LACHINE FABRICATION SU PORT FOR THICK-FILM GLORD LECTROSCOME OR PRINTED HIR INCOMPANY AND P
                  11203
                  11302
                                                                                           ALCO
FABRICATION USING CIRCUIT LAYOUT, SOLDER BUMP FLIP-CHIP
FABRICATION , AULTILEVEL SUBJETATE TECHNILOGY AND FPXYY COMPONENT ATTACH FOR HYBRID
FACE-DORT UNIONE OF HYBRID COMPONETS, PREPARATION OF SUBSTRATES AITH BUMPS FOR
FACTORS AFFECTING AVALAGED INJECTION LITTO INSULATING LAYERS FROM SEALCHOUCTOR SURFACE
FACTS AND FAILACIFS OF RADIATION HARD DEVICE SPECS
FACTS, BEAM-LEADS - JHAT ARE
                    11577
                    1145/
                  11239
                  11477
                  11219
                                                                                             FAILURE AIRTURE JORTICO CHIRUDFAURAN TIUDRICORIM, ECONTRO LA ELEVIAN BRUIDE FAILURE AIRTURE AI
                  11353
                                                                                         FAILURE ANALYSIS OF ELECTROTIC PARTS - LASORATORY METHODS
FAILURE ANALYSIS .APPLICATION OF NEW METHODS AND TECHNIQUES FOR
FAILURE ANALYSIS .USE OF IOU MICROPHOBE IN SEMICONDUCTOR
FAILURE DATA SANK .HEMBETT-PACKARD FIELD
FAILURE IN ALUMINUM THIM-FILMS UNDER CONSTANT A4D REVERDED DC POWERING .ELECTRON IONALION
FAILURE IN GOLD THIM-FILM CONDUCTORS .ELECTROMIGNATION
FAILURE IN GOLD THIM-FILM STRIPES .ELECTROMIGNATION
FAILURE IN GOLD THIM-FILM STRIPES .ELECTROMIGNATION
FAILURE MECHANISM OF METAL-POLYSILICON DOPED SILICON BUTTINGCONTACTS
FAILURE MECHANISM .MIGRATORY GOLD RESISTANCE SHORTS - CHEMICAL ASPECTS OF
FAILURE VECHANISMS IN SOLD METALIZED SEALED JUNCTION
FAILURE OF JUNCTION ISOLATED .GONDLITHIC SILICON ICMS .STUDY OF SOMFACE CHARGE INDUCED
INVERSION
                  11231
                  11380
                  11648
                  11161
                    11103
                  11448
                  11452
                    11447
                    11385
                                                                                                                                                       INVERSION
                                                                                             FAILURE STUDIES, PRACTICAL POOBLEMS IN APPLICATION OF ALUMINUM FLECTROMIGRATION FAILURES OF ALUMINUM MINES BOIDED TO GOLD METALLIZATION IN AICROSUBSTRATES, INVESTIGATION
                    11349
                  11729
                                                                                             FALLACIES OF HADIATION HAID DEVICE SPECS, FACES AND FAHILY, RADIATION CHARACTERISTICS OF HAMIDENED DISTAL IC FAMOS PROM RELIABILITY STUDIES
                  11223
                    11131
                     11738
                                                                                               FAMES TO A PARTIE OF THE SECTION OF THE SECTION OF THE PARTIES OF 
                     11435
                     11493
                    11276
                                                                                                FEEDTHPOUGH IN ECL CIRCLITS
                                                                                             TERRITOR THE CIRCUITS OF THE STATE OF THE ST
                    11137
                  11555
                    11515
                                                                                            FET JITH MEN SPECS, BEJARE THISE
FET JITH MEN DIFUSSED GATE STRUCTURE, 5000-CHANNEL POWER
FET JITH MENTICAL DIA NN ELECTRODE AND MESHED GATE STRUCTURE, HIGH-POWER WOS
FET JITH VERTICAL DIA NN ELECTRODE BEHAVIR IN METAL ALUMINA SILIZON-DIOXIDE SILICON
FET'S AND BJLK-TRANSFER COL'S, WEASUREMENTS ON DEPLETION-WODE
FET'S, RECENT ADVANCES IN HIGH-FREQUENCY
FET'S, STATIC RAW MITH HORMALLY-OFF-TYPE SCHOTTKY BARRIER
FETON DISTORMED AND MENTION AND MENTIO
                  11547
                    11546
                    11254
                    11322
                     11537
                     11079
                                                                                             FIBER OPTICAL COMMUNICATIONS RELIABILITY SEMICONDUCTOR LIGHT SOURCES FOR FIELD AMPLIFIER DEVELOPMENT OF HIGH RELIABILITY OF KEYED CROSSED FIELD CONTROLLED THYRISTOR - NEW COMPONENT
                     11561
                     11407
                  11556
                                                                                             FIELD FAILURE DATA BANK THETETT-PACKARD
FIELD PROGRAMMABLE LOGIC ARRAY
FILM CARRIER APPROACHES TO HIGH-VOLUME IC PRODUCTION
                    11161
                     11510
                     11701
                                                                                             FILM METALLIZING FOR CERAMICS .COMPOSITE
FILM METALLIZING FOR CERAMICS .COMPOSITE
FILM RESISTORS FOR HYBRID AIGNOCIRCUITS .PACKAGES AND
FILM THICKNESS ON BIPOLAR TRANSISTOR CHARACTERISTICS .DAPENDENCE OF SILICON-NITHIDE
FILMS BY FORMATION OF PHOSPHOSILICATE GLASS .COMPLETE PEMOVAL OF SODIUM FROM SILICON
                     11655
                     11458
                    11651
                  11399
                                                                                                                                                     DIUX IDE
                                                                                             FILMS ON SILICON , EFFECTS OF POSTDEPOSITION ANNEALING TREATMENTS ON CHARGE TRAPPING IN CVD-ALUMINA
                    11641
                                                                                             11427
                  11622
                                                                                                                                            DETECTIC AND CHARACTERIZATION OF LOCALIZED DEFECTS IN DIELECTRIC
                     11408
```

The state of the s

```
RAC LIBRARY DUCUMENT TITLE - KEY WORD IN CONTEXT REPORT
                                                                                                                                                                                                                                                                                                                                                                                                                         (1976 ACCESSIONS ONLY)
DOC-ACC#
                                                                   FILMS .EFFECT OF SURFACE REGIONS ON ELECTRICAL CONDUCTIVITY OF EXTRINSIC SEMICONDUCTOR FILMS .PHYSICAL PROPERTIES OF THICK SPUTTER-DEPOSITED GLASS FILTER BANK USING CCD DISCRETE ANALOG SIGNAL PROCESSING .REPROGRAMMABLE
           11320
             11067
                                                                FILTER BANK USING CCD DISCRETE ANALOG SIGNAL PROCESSING , REPROGRAMMABLE
FILTER, ENVIRONMENTAL
FILTERS, DUAL DIFFERENTIAL ANALOG CCD FOR TIME SHARED RECURSIVE
FINAL PRESEAL VISUAL INSPECTION , TECHNIQUES OF
FINE-LINE SCREEN PRINTING YIELDS AS FUNCTION OF PHYSICAL DESIGN PARAMETERS
FINISMES FOR MICROCIRCUIT PACKAGES, EVALUATION OF PHYSICAL DESIGN PARAMETERS
FINISMES FOR MICROCIRCUIT PACKAGES, EVALUATION OF LEAD
FIRST OXIDE ISOLATED CMOS CIRCUITS CUT CHIP AREA BY ONE—THIRD
FLAT-PACK LIDS UNDER EXTERNAL PRESSURE — FORMULAS FOR SCREENING AND DESIGN , RECTANGULAR
FLEXIBILITY OF GLASS WALLED MICROELECTRONICS PACKAGES, DESIGN OF
FLEXIBILITY TO DESIGNER, ION-IMPLANIATION OFFERS
FLEXIBLE MULTILAYER INTERCONNECTION USING EVAPORATED ALUMINUM CANTILEVERED BEAMS
FLIP-CHIP FABRICATION USING CIRCUIT LAYOUT, SOLDER BUMP
FLIP-CHIPS, SEMICONDUCTOR CHIP ATTACHMENT MITH SMALL BUMP
FLIP-FLOP AND LOGIC GATE WITH JOSEPHSON JUNCTIONS
FLOATING GATE AMPLIFIER, DESIGN AND OPERATION OF
FLOATING-GATE AMPLIFIER, DESIGN AND OPERATION OF
FLOATING-GATE AMPLIFIER IN CCD'S, DISTRIBUTED
FLOM IN SOLIC-STATE DEVICES, CTRUMP — ITS DEVELOPMENT AND USE IN SOLUTION OF PROBLEMS
OF CONDUCT IN HEAT
FOCUS ON IC ANALOG SWITCHES AND MULTIPLEXERS
FOLLOWING OXIDATION, SOS ISLAND EDGE PROFILES
FORMATION MECHANISM IN PLASTIC ENCAPSULATED MOS DEVICES, STUDY OF PARASITIC MOS
FORMATION OF BUBBLES DURING DEVITRIFICATION AND REMELTING OF CRYSTALS IN GLASS
FORMATION OF PHOSPHOSILICATE GLASS, COMPLETE REMOVAL OF SOOIUM FROM S!LICON DIOXIDE
FILMS BY
FORMATION OF PHOSPHOSILICATE GLASS, COMPLETE REMOVAL OF SOOIUM FROM S!LICON DIOXIDE
FILMS BY
              11481
                                                                    FILTER , ENVIRONMENTAL FILTERS , DUAL DIFFERE
             11069
              11228
            11587
              11170
               11440
             11602
              11370
             11139
11577
             11578
               11071
           11473
             11227
            11412
              11439
             11355
           11742
              11399
                                                                    FORMULAS FOR SCREENING AND DESIGN RECTANGULAR FLAT-PACK LIDS UNDER EXTERNAL PRESSURE
             11440
                                                                  FORMULATIONS , CASE FOR BEITER EPOXY PERFORMANCE TESTING AND NEED FOR STANDARDIZED FOUND IN THICK-FILM RESISTORS UNDER HIGH-VOLTAGE STRESS AT RESTRICT CONDITION OF NO CUERENT-CARRYING , RESISTANCE SENSITIVITY
FREE CHARGE-TRANSFER IN COD'S , STRUCTURE DEPENDENCE OF FREQUENCY AMPLIFIER-LIMITER, INTEGRATED INTERREDIATE
FREQUENCY RESPONSE AND SETTLING TIME OF OP-AAPS , RELATIONSHIP BETWEEN FREQUENCY RESPONSES . MEASUREMENT OF CHARGE RESIDUAL FOR COD TRANSFER USING IMPULSE
           11503
             11585
             11268
             11136
            11522
              11402
                                                                                                           AND
                                                                  FRITLESS METALIZATION , CHARACTERIZATION OF THICK-FILM
FRUSTRATIONS OF LOW COST PACKACING AS SEEN BY HYBRID CIRCUIT MANUFACTURER
FULLY DECEMBED MINDS STORAGE ARRAYS IN ESFI MOS TECHNOLOGY
FUNCTION OF ACTIVE CIRCUIT AREA , USE OF POWER TRANSFORMATION TO MODEL YIELD OF IC'S
             11570
             11601
              11652
              11543
                                                                 AS
FUNCTION OF PHYSICAL DESIGN PARAMETERS, FINE-LINE SCREEN PRINTING YIELDS AS
FUNCTIONAL HYBRID MICROCIRCUITS, ACTIVE LASER-TRIMMER FOR PRODUCTION TRIMMING OF
FUNCTIONALLY IC'S, CURRENT HOOGING INJECTION LOGIC - NEW
FUNDAMENTAL PERFORMANCE LIMITS OF MOS IC'S
FUSE RELIABILITY, POLYSILICON
FUSE RELIABILITY, POLYSILICON
FUSE SELICA SUBSTRATES, VACUUM DEPOSITED SILICON DEVICES ON
FUSE BILE-LINK USED IN PROM'S, RELIABILITY OF NICHROME
FUSING MECHANISM OF NICHROME RESISTOR LIMS IN PROM'S
FUSING MECHANISMS OF NICHROME THIN-FILMS
FUSING MECHANISMS OF NICHROME THIN-FILMS
FUSING MECHANISMS OF NICHROME THIN-FILMS
FUSING MECHANISMS OF NICHROME THORSE OF NICHROME
FUSING MECHANISMS OF NICHROME
              11587
             11613
              11074
              11060
              11737
              11277
             11676
11733
              11734
              11685
                                                                      FUTURE PREDICTIONS , MOS LSI FOR AEROSPACE COMPUTERS - PAST RELIABILITY EXPERIENCE
                                                                FUTURE SATELLITIES , USE OF 1C'S IN

FUTURE .IIL - PRESENT AND

GAIN OF ION-IMPLANTED TRANSISTORS , REDUCED

GALLIUM-AHSENIDE , INVESTIGATION OF TECHNOLOGICAL PROBLEMS IN

GALLIUM-PHOSPHIDE HIGH-EFFICIENCY YELLOW SOLID-STATE LAWPS , VAPOR DISPOSITION OF

GASES FROW PHOTORESIST , SURFACE DESORPTION OF

GATE AMPLIFIER , DESIGN AND OPERATION OF FLOATING

GATE DIELECTRICS , RADIATION RESISTANCE OF CHOS CIRCUITS MADE WITH ALUMINA SILICON-DIOXIDE

GATE OXIDE TRAPS , TUNNEL INJECTICM INTO

GATE STRUCTURE , 5000-CHANNEL POWER FET WITH NEW DIFUSSED

GATE STRUCTURE , HIGH-POWER AND FET WITH VERTICAL DRAIN ELECTRODE AND WESHED

GATE WITH JUSEPHSON JUNCTIONS , FLIP-FLOP AND LOGIC

GATED VIDEO AMPLIFIER , RADIATION TOLERANT

GATES AND UNDOPED POLYSILICON INTERELECTRODE ISOLATION , EFFECTS OF WADIATION ON BURNIED-CHANNEL

COU'S WITH DOPED POLYSILICON , DOUBLE IMPLANTED BIPOLAR HIGH-SPEED

GE AND SI-GE , SOME PRATICAL REMARKS ON DESIGN OF EXPERIMENTAL SYSTEMS FOR EXPITAXIAL

GROWTH OF SI

GENERAL ELECTRIC AEROSPACE ELECTRONIC SYSTEMS DEPARTMENT SEMICONNOCTOR PRESENTATION
              11423
             11273
11470
11709
             11638
              11298
              11473
              11134
             11438
11547
              11546
               11071
              11133
             11679
             11062
             11327
                                                                   GROWTH OF SI
GENERAL ELECTRIC AEROSPACE ELECTRONIC SYSTEMS DEPARTMENT SEMICONDUCTOR PRESENTATION
GENERAL PURPOSE COMPUTER FOR SATELLITE APPLICATIONS
GENERATED TROUBLESHOOTING TREES - PROGRAM "COMPUTER
GENERATION AND PARASITIC BIPOLAR ACTION IN IGFET DEVICE "RELIABILITY IMPLICATIONS
OF HOT ELECTRON
GENERATION OF MICROPROCESSORS "N-CHANNEL MOS TECHNOLOGY YIELDS NEW
GEOMETRY IN SPUTTERING TECHNOLOGY "NEW
GEOMETRY SEMICONDUCTOR DEVICES ON COMPOSITE HEAT SINKS "THERMAL PROPERTIES OF ANNULAR
MAD ABOVE
              11128
              11296
              11722
              11003
              1:082
              11264
```

Section of the sectio

YARRA GKA

```
RAC LIBRARY DOCUMENT TITLE - KEY WIRD IN CONTEXT REPORT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   CLOTA ACCESSIONS OULY)
DOC-ACCA
                                                                              GLASS FILLS , PHYSICAL PROPERTIES OF TRICK SPUTTER-DEPOSITED GLASS LAYER DEFECTS , ANALYSIS OF DEPOSITED GLASS SUBSTRATES , FABRICATION ASSENBLY AND TEST OF HYBRIDS ON EPOXY 1583 GLASS TECHNOLOGY , ADVANCES IN SOLDER
             11656
                11451
                11582
                                                                          CLASS SUBSTRATES , FABRICATION ASSERBLY AND TEST OF NYBRIDS ON REPAY 15-24

CLASS TECHDLOCY ADVANCES IN SOLDER

CLASS TECHDLOCY ADVANCES IN SOLDER

CLASS ANALLED MICROELECTROR CRISCOPPORT OF STRANGED TO ADVANCES AND ACCORDED TO THE REPAY OF COLORS TO THE REPAY OF COLORS TO THE REPAY OF COLORS TO THE REPAY OF THE REP
                 11109
                11602
                11399
               11090
                11572
                11443
                11489
             11727
               11700
                11385
                 11728
               11636
11240
11447
                11446
                11625
                11448
               11484
                11591
            11711
               11123
               11436
                                                                                GROWN SILICON-DIOXIDE SURFACES BY CONTACT ANGLE MEASUREMENTS CONTRACTED IZATION OF
             11425
                                                                                                                              YLLANGHIT
                                                                              GROWTH OF SI GE AND SI-GE ,STRE FRATICAL REMARKS THE DESIGN OF EXPERIMENTAL DYST- ;
             11327
                                                                             FOR EXPITANTAL

CUIDANCE USING LSI, STREPDONE INERTIAL

GUIDE FOR LSI ,DESIGNERS

GUIDE TO FAILURE MALLYSIS AND PHOCESS ,HICROCIRCUIT RANDFACTURING CHIRDL HANDBOOK
             11199
                11657
               11353
                                                                              COLDECTION OF THE SOUTH OF THE 
                11105
                11328
                                                                            GOIDELINES FOR USE OF ADRESIVES AND ORGANIC COATINGS IN HYPOTOS ,DESIGN.
HALL EFFECT IN SOS
HALL EFFECT IN SOS
HANDSOOK - GUIDE TO FAILURE ANALYSIS AND PROCESS , "ICROCIRCUIT MASUFACTURING CONTROS.
HARD DEVICE SPECS ,FACTS AND FALLACIES OF RADIATION
HARDENED CHOS CIRCUITS , EMP
HARDENED CHOS IC'S ,TOTAL-DOSE RADIATION
HARDENED DIGITAL IC FAMILY , "ADDIATION CHARACTERISTICS OF
HARDENED MIS DEVICES AND IC'S , INVESTIGATION OF SOS PROCESSES FOR FABRICATION OF
                11278
             11353
11223
11494
11699
                11131
                                                                           11496
               11416
            11206
11375
11557
11475
11227
             11284
           11675
             11603
             11600
                                                                           NEW HERMETICALLY SEALED-IN CONTEXTINANTS TO PACKAGES AND HERMETICALLY SEALED-IN CONTEXTINANTS. TO PACKAGES AND HER CALL SEALED TO COMMENT TO THE CONTEXT TO 
            11562
               11521
               11235
           11127
11054
11129
1140?
               11590
                                                                            HIGH RESOLUTION SYSTEM FOR PHOTORESPONSE MAPPING OF SENICADUCTOR DEVICES
HIGH SLEW RATE MOROLITHIC OP-AND USING COMPATIBLE COMPLEMENTARY PMP TRAILIS, ORS
HIGH-SPEED CMONSOS CIRCUITS , LOW-POIER
HIGH-SPEED IN HYBRID PACKAGE MERN TO SEALING - PROCESS CANTAIL IS ANSWER, HOW IT
             11455
            11523
             11603
                                                                                                                              ACHIEVE AND MAINTAIN
```

是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们是一个人,我们

```
RAC LIBRARY DOCUMENT TITLE -- KEY WORD IN CONTEXT REPORT
                                                                                                                                                                                                                                                                                                                                                                                                                                           (1976 ACCESSIONS ONLY)
DDC-ACC#
                                                                     HIGHLIGHTS - SOLID-STATE TECHNOLOGY
HIGHLY RELIABLE HIGH-VOLTAGE TRANSISTORS
HIGH-ACCELERATION HYBRID APPLICATIONS, 1-MIL GOLD WIRES IN
HIGH-AMPLITUDE CURRENT PULSES, DEGRADATION OF MODOLITHIC SEMICONDUCTOR DEVICES BY
HIGH-DENSITY MEMORIES, THERMAL OXIDE ISOLATION PROCESS FOR
HIGH-EFFICIENCY YELLOW SOLID-STATE LAMPS, VAPOR DISPOSITION OF GALLIUM-PHOSPHIDE
HIGH-FREQUENCIES WITH SEM, QUANTITATIVE DETERMINATION OF SURFACE POTENTIALS ON IC'S
              11262
11548
              11140
               11222
              11626
              11638
              11541
                                                                  AT
HIGH-FREQUENCY FET'S ,RECENT ADVANCES IN
HIGH-PERFORMANCE FET INPUT OP-AMP .NEW MONOLITHIC
HIGH-PERFORMANCE PARALLEL INPUT O'LAY LINE ARCHITECTURE ,RAZORBACK CCD -
HIGH-POWER LONG-LIVED DOUBLED ETERSTRUCTURE LED'S FOR OPIICAL COMMUNICATIONS
HIGH-POWER WOS FET WITH VERTICAL DRAIN SLECTRODE AND MESHED GATE STRUCTURE
HIGH-PCWER PULSE TESTING OF IC'S
HIGH-PRECISION COMPONENT TOLERANT A/D-CONVERTER
HIGH-RELIABILITY COMPLEX HYBRID IC'S
HIGH-RELIABILITY HYBRID CIRCUITS ,ELECTRICAL SCREEN FOR
HIGH-RELIABILITY TECHNOLOGY ,CNOS IS
HIGH-RELIABILITY THIN-FILA METALIZATION ,BERYLLIUM -
HIGH-RESOLUTION FABRICATION BY ION-BEAM SPUTTER ING
HIGH-SENSITIVITY CHARGE-IRA ISFER SENSE-AMPLIFIER
HIGH-SPEED ANALOG SWITCH ,APPLICATIONS OF IO-OHM
HIGH-SPEED CLOCK-PULSELESS SCANNER FOR MOS IMAGE SENSORS ,ULTRA
HIGH-SPEED CLOCK-SUSSELESS SCANNER FOR MOS IMAGE SENSORS ,ULTRA
              11537
              11515
              11068
              11562
              11546
              11684
               11052
               11615
                11620
               11673
                11726
               11080
              11061
                                                                   HIGH-SPEED CLOCK-PULSELESS SCANNER FOR MOS IMAGE SENSORS ,ULTRA
HIGH-SPEED CLOCK-PULSELESS SCANNER FOR MOS IMAGE SENSORS ,ULTRA
HIGH-SPEED CLOCK-PULSELESS SCANNER FOR MOS IMAGE SENSORS ,ULTRA
HIGH-SPEED ECL COMPATIBLE RAM ,4096-BIT
HIGH-SPEED ECL COMPATIBLE RAM ,4096-BIT DOUBLE IMPLANTED BIPOLAR
HIGH-SPEED CATES MITH LOW-POWER DISSIPATION ,DOUBLE IMPLANTED BIPOLAR
HIGH-SPEED P-CHANNEL RANDOM ACCESS 1024-BIT MEMORY WADE WITH ELECTRON LITHOGRAPHY
HIGH-SPEED TIL COMPATIBLE MOS LOGIC ,VMOS -
HIGH-TEMPERATURE ACCELETATED LIFE TEST 1 ECHNIQUES AS EFFECTIVE WICHOCIRCUIT SCREENING
METHODS ,EVALUATION OF
HIGH-TEMPERATURE DEFORMATION PROPERTIES OF GOLD THERMOCOMPRESSION BONDING
HIGH-TEMPERATURE DEFORMATION PROPERTIES OF GOLD THERMOCOMPRESSION BONDING
HIGH-TEMPERATURE OPERATION IFSTS - CONTROL FOR CONTAINATED MICROCIRCUIT PROCESSES
HIGH-TEMPERATURE VISCOSITY CONTROL IN MULTILAYER GLASSES NEW CONCEPT
HIGH-TEMPERATURES, TESTING 10'S AT
HIGH-VOLTAGE SIPPLAR POWER-TANNSISTOR , LICROMAVE
HIGH-VOLTAGE STREES AT RESTRICT CONDITION OF NO CURRENT-CAPRYING , RESISTANCL SENSITIVITY
FOUND IN THICK-FILM 33-SISTORS UNDER
HIGH-VOLTAGE FRANSISTORS , HIGHLY RELIABLE
                11047
                 11710
                 11057
                11062
               11064
              11267
11366
                11476
                11625
               11464
              11572
               11169
                11545
                11585
                                                                       HIGH-VOLTAGE TRANSISTORS UNDER
HIGH-VOLTAGE TRANSISTORS HIGHLY RELIABLE
HIGH-VOLUME IC PRODUCTION FILM CARRIER APPROACHES TO
HIGH-VOLUME PRODUCTION OF MICKNELECTRONIC COMPONENTS, USE OF EPOXIES FOR
HOGGING INJECTION LOGIC - NEW FUNCTIONALLY IC'S , CUPRENT
HOGGING LOGIC - NEW BIPPLAR LOGIC FOR LSI , CURRENT
HOT ELECTRON GEMERATION AND PARASITIC BIPPLAR ACTION IN IGFEI DEVICE , RELIABILITY
                11548
               11701
                11074
                11413
11722
                                                                    HOT ELECTHON GETERATION AND PARASITIC BIPOLAR ACTION IN IGET DEVICE RELIABILITY
IMPLICATIONS OF
IMPLICATIONS OF
OACHIEVE AND CANNAIN HIGH YICLDS IN HYBRID PACKAGE HERMETIC SEALING - PROCESS
COUTROL IS ANSAER
HYBRID APPLICATIONS , I-AIL GOLD MIRES IN HIGH-ACCELERATION
HYBRID CIRCUIT MATERIALS , EFECTS OF HIGH ENERGY PULSES ON
HYBRID CIRCUIT MATERIALS , EFFECTS OF HIGH ENERGY PULSES ON
HYBRID CIRCUITS - MANUFACTURING PROCESS , MULTILAYER CERAMIC CAPACITOR CHIPS FOR
HYBRID CIRCUITS - MANUFACTURING PROCESS , MULTILAYER CERAMIC CAPACITOR CHIPS FOR
HYBRID CIRCUITS - THEIR EFFECT ON RELIABILITY , PEPAIRS TO COMPLEX
HYBRID CIRCUITS , SELECTION AND CONTROLS OF POLYYERS USED IN MANUFACTURE OF
HYBRID COMPONENTS , PREPARATION OF SUBSTRATES MITH BUMPS FOR FACE-DOWN BONDING OF
HYBRID COMPONENTS , PREPARATION OF THE FORMOLOGY A POLYYERS OF THE PROCESS OF THE PROCE
                                                                                                                   IMPLICATIONS OF
                11603
                11601
                 11127
                11575
                 11459
               11620
11594
                 11239
                  11611
                  11457
                 11130
                 11615
                 11371
                 11237
                 11137
                 11592
                 11105
11677
                  11727
                  11376
                 11287
                 11129
                 11613
                 11642
                                                                            HYBRID MICROCIRCUITS , CONFORMAL POLYMER COATING FOR MON-LIDUED
                 11595
                                                                         HYBRID MICROCIRCUITS , EFFECTS OF BONDING TECHNIQUES ON RELIABILITY OF HYBRID MICROCIRCUITS , PACKAGES AND FILM RESISTORS FOR HYBRID MICROCIRCUITS , RIBBON WIRE VERSUS ROUND WIRE RELIABILITY FOR HYBRID MICROCIRCUITS , IHIN-FILM MULTILAYERING TECHNIQUE FOR HYBRID MICROELECTRONIC ASSEMBLIES , SPUT IN-LINE QUALITY CONTROL SYSTEM FOR
                 11242
11458
                 11697
                 11098
                 11608
```



Canal and a series of the seri

(1976 ACCESSIONS ONLY) RAC LIBRARY DOCUMENT TITLE -- KEY WORD IN CONTEXT REPORT DOC-ACC# HYBRID MICHOWAVE IC'S ,EPDXY TECHNIQUES FOR
HYBRID PACKAGE HERMETIC SEALING - PROCESS CONTROL IS ANSWER ,HOW TO ACHIEVE AND MAINTAIN
HIGH YIELDS IN HYBRID PACKAGING COMPLEX STAM-LEADED LOGIC AND MEMORY ARRAYS FOR EFFICIENT HYBRID RELIABILITY INSTITUTE TO TECHNOLOGY LITRODUCTION JUTORIAL SESSIONS ON HYBRID TECHNOLOGY LYDSE PARTICLES AND CHATTING MATERIALS HYBRIDS ON EPOX7-FIDER DLASS SUBSTRATES FABRICATION ASSEMBLY AND TEST OF IN SORTAND DIRECT HOME SET THE NEAR
LEFE INTERNATIONAL SOLID-STATE CIRCUITS CONFFRENCE DIGEST OF TECHNICAL PAPERS , 1975
10FET DEVICE, RELIABILITY IMPLICATIONS OF HOT ELECTRON GENERATION AND PARASITIC BIPOLAR
ACTION IN
LIL CIRCUITS FOR BELL SYSTEA, RELIABILITY OF
LIL CIRCUITS FOR SELL SYSTEA, RELIABILITY OF
LIL DEVICES, FABRICATION AND PERFORMANCE OF HON-IMPLANTED
LIL - PRESENT ONE STORM OF THE SYSTEM OF THE STORM OF THE S NEAR 11273 IMAGE SENSORS JULTRA HIGH-SPEED CLOCK-PULSELESS SCANNER FOR MOS IMAGER ARRAY TRANSPARENT METAL OXIDE ELECTRODE CID IMAGERS .CCD IMAGING DEVICE .512X320-ELEMENT SILICON
IMPLANTED BIPOLAR HIGH-SPEED GATES WITH LOW-POWER DISSIPATION .DOUBLE
IMPLEMENTATION ON SILICON SILICON-DIVOIDE INTERFACE PROPERTIES .EFFECT OF OXYGEN IMPLICATIONS IN PHOTOMASKING PROCESS . TECHNOLOGICAL IMPLICATIONS OF HOT ELECTROM GENERATION AND PARASITIC BIPOLAR ACTION IN IGHT DEVICE RELIABILITY IMPLICATIONS OF ION-IMPLANTATION DAMAGE IN SILIC M DEVICE
IMPROVE PERFORMANCE IN CHOS AND MICHOPROCESSOR SYSTEMS USING BIPOLAR LOGIC TO
IMPROVED DIELECTRIC RELIABILITY OF SILICON-DIOXIDE FILMS WITH POLYSILICON ELECTRODES
IMPROVED RECHAUSAS FOR IC RELIABILITY IMPROVED SILVER-PALLADIDA TERMINATION METALLIZATION FOR THICK-FILM RESISTORS IMPROVED SITVENEYALANDIA TERRITARI'M METALLIZATION PARTICLE RESISTORS
IMPROVED VOLTAGE STABILITY ,THICK-FILM RESISTORS AITH
IMPROVEMENT PROGRAM FOR HARRY DIAMOND LABORATORIES ,BOND
IMPROVES DEVICES ,POLYSILION LAYER DOPED WITH OXYGEN
IMPROVING PRODUCT RELIABILITY THROUGH RELIABILITY PHYSICS TECHNIQUES ,STUDY OF APPROACHES FOR IMPULSE A'D FREQUENCY RESPONSES , MEASUREMENT OF CHARGE RESIDUAL FOR CCD TRANSFER US ING USING
IMPURITIES IN SILICAL LONG TERM MEMORY IN JUNCTION DEVICES USING MULTIVALENT TRAPPING
IMPURITIES ON CORROSION OF ALUMINUA METALLIZATION, EFFECT OF
INCOMING DIGITAL DEVICES, AUTOMATIC TESTING OF
SUFFACE CHARGE
INDUCED PASSIVALION DEFECT STUDY INDUCED PASSIVATION DEFECT STUDY
INDUSTRY, A BY ALCROELECTRONICS
INERTIAL GUIDANCE USING LSI ,STRAPPOWN
INFART-MORTALITY - CAUSES AND CURES ,COMPONENT
INFARED HEATING APPLICATIONS IN ALCROCIRCUIT ASSEMBLY
INFLUENCE OF CLOCK ANVERORMS ON PERFORMANCE OF COO'S
INFLUENCE OF PROCESSING CONDITIONS ,THICK-FILM MATERIAL MICROSTRUCTURE INFRARED INTERNAL REFLECTION FOR CHARACTERIZATION OF ELECTRONIC FILMS ,ATTEMUATED COCAL INFHARED SIGNATURES FOR ANALYSIS OF DIGITAL CIRCUITS INHWARED SIGNATURES FOR ANALYSIS OF DIGITAL CIRCUITS
INJECTION DEVICE OPERATION AND DEGRADATION MECHANISMS ,P-CHANNEL REMRITABLE AVALANCHE
INJECTION INTO GATE OXIDE TRAPS ,TUNNEL
INJECTION INTO INSULATING LAYERS FROM SEMICONDUCTOR SURFACE ,FACTORS AFFECTING AVALANCHE
INJECTION LOGIC - NEW FUNCTIONALLY IC'S ,CURRENT HOCGING
INJECTION ,1024-BIT MNOS RAW USING AVALANCHE-TUNNEL
INPUT AND DUTPUT CIRCUIRTY-VOL-1 ,HARDENED MOS
INPUT DELAY LINE ARCHITECTURE ,RAZORBACK CCD - HIGH-PERFORMANCE PARAILEL
INPUT OP-AMP ,NEW MONDLITHIC HIGH-PERFORMANCE FET
INPUT/OUTPUT SUBSYSTEM DEVELOPMENT ,RADIATION HARDENED MIS
IN-LINE OUALITY CONTROL SYSTEM FOR HYBRID MICROELECTRONIC ASSEMBLIES ,SPOT
IN-PACKAGE USE BY MICROELECTRONICS INDUSTRY ,MINIATURE MOISTURE SENSORS FOR
INSPECTION OF CERAMIC CHIP CAPACITORS FOR DELAMINATIONS AND VOIDS ,HON-DESTRUCTIVE
RADIOGRAPHIC RADIOGRAPHIC HADDIGHAPHIC
INSPECTION TECHNIQUES OF FINAL PRESEAL VISUAL
INSTABILITIES IN MOS DEVICES ANDI-TONIC ROOM TEMPERATURE
INSTABILITIES IN POMER-TRANSISTORS, COMPUTER MODEL FOR LATERAL THERMAL
INSULATED HIS DEVICES ALON-TEMPERATURE IRRADIATION EFFECTS IN SILICON-DIOXIDE
INSULATING LAYERS FROM SEMICONDUCTOR SURFACE FACTORS AFFECTING AVALANCHE INJECTION

```
RAC LIBRARY DOCUMENT TITLE -- KEY WORD IN CONTEXT REPORT
                                                                                                                                                                                                                                                                                                                                                                                     (1976 ACCESSIONS ONLY)
DOC-ACC#
                                                       INTEGRATED 45-MATT 2-STAGE AMPLIFIER WITH OCTAVE BANDWIDTH, UHF HYBRID
IC'S IN PLASTIC PACKAGES, RELIABILITY EVALUATION OF HERMETIC
IC'S, CURRENT HOOGING INJECTION LOGIC - NEW FUNCTIONALLY
INTEGRATED DEVICE ANALYSIS ADDELING AND DESION
INTEGRATED FERRITE PHASE-SHIFTER DRIVER FOR PHASED ARRAY RADAR APPLICATIONS, HYBRID
INTEGRATED INTERMEDIATE FREQUENCY AMPLIFIER-LIMITER
INTEGRATED SOLID-STATE TRANSCEIVER
INTEGRATED THERMIONIC CIRCUITS
INTEGRATION PROCESS, CMOS AND COMPLEMENTARY ISOLATED BIPOLAR TRANSISTOR MONOLITHIC
INTEGRITY OF SOLDER JOINTS CONNECTING NICKEL LEADS TO THICK-FILM WETALLIZATION ON
CERAMIC SUBSTRATES
            11135
            11179
           11074
11708
            11137
           11204
11198
11275
             11619
                                                                                                   CERANIC SUBSTRATE
                                                                INTEGRITY JUSE OF ACOUSTIC EMISSION AS NON-DESTRUCTIVE TEST FOR BEAM-LEAD BOND INTERCONNECT PACKAGING BEAM-LEAUED INTERCONNECTION TECHNIQUE FOR IC AND THEIR APPLICATION TO SPACECRAFT ELECTRONIC SYSTEMS
            11731
            11125
            11374
                                                                "MULTILAYER
INTERCONNECTION USING EVAPORATED ALUMINUM CANTILEVERED BEAMS "FLEXIBLE MULTILAYER
INTERCONNECTIONS ON MICROCIRCUITS "RELIABILITY ON
INTERCONNECTIONS "TIME-DEPENDENT RELATIONSHIPS IN SOLAR
INTERCONNECTS FOR MSI AND LSI "ENGINFERING STUDY OF DEVELOPMENT OF 2-LEVEL ANODIZED
             11139
            11096
              11618
                                                                                                    ALUMINUM
                                                              INTERFELECTRODE ISOLATION , EFFECTS OF RADIATION ON BURRIED-CHANNEL CCD'S WITH DOPED
POLYSILICON GATES AND UNDOPED POLYSILICON
INTERFACE PROPERTIES , EFFECT OF OXYGEN ION IMPLEMENTATION ON SILICON SILICON-DIOXIDE
INTERFACE , MEASUREMENT OF LOW DENSITIES OF SURFACE STATES AT SILICON SILICON-DIOXIDE
INTERFACES AS DETERMINED BY X-RAY PHOTOELECTRON SPECTROSCOPY , SODIUM-IONS AT DEFECT SITES AT
SILICON-DIOXIDE SILICON
INTERFEDURETIO FOR HITTERSONIC BONDING STUDIES DESIGN AND USE OF LAFED
            11679
              11643
              11487
              11437
                                                               SILICON-DIOXIDE SILICON
INTERFEROMETER FOR ULTRASONIC BONDING STUDIES ,DESIGN AND USE OF LASER
INTERGRATED MONOLITHIC PHUTOSENSOR ARRAYS
INTERMEDIATE FREQUENCY AMPLIFIER-LIMITER, INTEGRATED
INTERMEDIATE FREQUENCY AMPLIFIER-LIMITER, INTEGRATED
INTERMEDIATE FREQUENCY AMPLIFIER-LIMITER, INTEGRATED
INTERMEDIATE FREQUENCY AMPLIFIER-LIMITER, INTEGRATES ,GOLD ALUMINUM
INTERNAL REFLECTION FOR CHARACTERIZATION OF ELECTRONIC FILMS ,ATTENUATED TOTAL INFRARED
INTERNAL MAVEFORM MEASUREMENTS OF MOS 3-TRANSISTOR DYNAMIC RAM USING SEM STROBOSCOPIC
            11730
            11258
11136
11727
                                                           INTERNAL REFLECTION FOR CHARACTERIZATION OF ELECTRODIC FILMS, ATTENUATED TOTAL INFRARED INTERNAL INVEFORM MEASUREMENTS OF MOS 3-TRANSISTOR DYNAMIC RAW USING SEM STROBOSCOPIC INTERNAL INVEFORM MEASUREMENTS OF MOS 3-TRANSISTOR DYNAMIC RAW USING SEM STROBOSCOPIC INTERNAL INVEFORM MEASUREMENTS OF MOST AND THE PROPERTY OF THE PROPERTY OF
              11622
              11542
             11535
11568
             11518
              11456
              11721
              11300
             11550
              11643
11648
              11080
             11142
              .11299
              11418
              11521
11271
             11279
11470
.11270
               11603
              11673
11439
              11275
                11721
                11397
                11637
                11312
                11303
                11629
                11626
                11567
               11491
                11384
                11679
                 11491
                11649
                11661
```

THE CONTRACT OF THE PARTY.

```
RAC LIBRARY DOCUMENT TITLE -- KEY WORD IN CONTEXT REPORT
                                                                                                                                                                                                                                                                                (1976 ACCESSIONS ONLY)
DUC-YCC%
                                            ISOLATOR , MECHANISMS OF DEGLADATION IN OPTICALLY-COUPLED
IT ALL TOGETHER ,L5 PHYSICAL DESIGN PUTS
ITS DEVELOPMENT AND USE IN SOLUTION OF PROBLEMS OF CONDUCTION HEAT FLO. IN SOLID-STALE
DEVICES ,CTRUMP -

JET BIPOLAR 8-CHANNEL ANALOG MULTIPLEXER
JOINING ,MOULE JATERIALS FOR CONTROLLED COLLAPSE CHIP
JOHNS COMMECTING NICKEL LEADS TO THICK-FILM METALLIZATION ON CERAMIC SUBSTACTES
,INTECRITY OF SOLDER
JOSEPHSON JUNCTIONS ,FLIP-FLOP AND LOGIC GATE WITH
JUNCTION DEVICES USING MULTIVALENT TRAPPING IMPURITIES IN SILICON ,LONG TEM. MELORY
IN
        11719
        11471
        11227
        11051
        11238
         11071
         11293
                                             JUNCTION DEVICES RELIABILITY OF BEAM-LEAD SEALED
JUNCTION DEVICES RELIABILITY STUDY OF BEAM-LEAD SEALED
JUNCTION ISOLATED MONOLITHIC SILICON IC'S STUDY OF SURFACE CHARGE INDUCED INVERSION
        11621
11203
11721
                                                                        FAILURE OF
                                             JUNCTION .FAILURE MECHANISMS IN GOLD METALIZED SEALED
JUNCTIONS UTILIZED AS PROM ELEMENTS .ELECTRICALLY SHORTED SEMICONDUCTOR
JUNCTIONS .FLIP-FLOP AND LOGIC GATE #ITH JOSEPHSON
JUNCTIONS .SIMPLE EICH CONTOUR FOR HEAR IDEAL BREAKDOWN VOLTAGE I'I PLANE AND PLANAR
         11385
         11739
         11071
         11549
                                             JUNCTIONS THERMALLY STIMULATED MEASUREMENTS - CHARACTERIZATION OF DEFECTS IN SILICON
         11680
                                            P-W
KEEPING UP WITH TIMES THROUGH COMPUTER-AIDED DESIGN
KEYED CHOSSED FIELD AMPLIFIER DEVELOPMENT OF HIGH RELIABILITY RF
KOVAR PACKAGE LEADS, METALLURGICAL AMALYSIS OF STRESS-CORROSION CRACKING OF
L5 PHYSICAL DESIGN PUTS IT ALL TOGETHER
LABORATORIES, BOUND IMPROVEMENT PROGRAM FOR HARRY DIAMOND
LABORATORY METHODS, FAILURE AMALYSIS OF ELECTRONIC PARTS —
LAMPS, VAPOR DISPOSITION OF GALLIUM-PHOSPHIDE HIGH-EFFICIENCY YELLOW SOLID-STATE
LARGE-SCALE ARRAYS, EFFICIENT TESTING OF COMBINATIONAL LOGIC CELLS IN
LASER INTERFEROMETER FOR ULTRASONIC BONDING STUDIES, DESIGN AND USE OF
LASER SCA'MING OF ACTIVE SE'ICOMDUCTOR DEVICES
LASER SYSTEM, METHOD OF DOBTALING OPTIMUM TRIMMING PERFORMANCE FROM
LASER, SILION SLICE AMALYSER USING HELIUM-NOON
LASER-TRIMMER FOR PRODUCTION TRIMMING OF FUNCTIONAL HYBRID MICROCIRCUITS, ACTIVE
        11672
        11407
11378
         11471
         11475
         11231
         11638
        11367
         11540
                                            LASER -SILION SLICE ANALYSER USING HELIUM-MENN TRIMING PERFORMANCE FROM LASER-TRIMMER FOR PRODUCTION TRIMING OF FUNCTIONAL HYBRID MICROCIRCUITS ,ACTIVE LASER-TRIMING OF THICK-FILM AND THIM-FILM RESISTORS OF LASER-TRIMING OF THICK-FILM RESISTORS OF MILITARY APPLICATIONS LASER-TRIMING ON OILP LATCH-UP IN CMOS ICES
         11614
         11675
        11613
         11580
         11631
         11261
                                              LATCH-UP IN CMDS IC'S
                                             LAYERAL THERMAL INSTABILITIES IN POWER-TRANSISTORS, COMPUTER MODEL FOR
LAYER DEFECTS , ANALYS IS ON DEPOSITED GLASS
LAYER DOPED WITH DAYGEN IMPROVES DEVICES , POLYSILICON
LAYERS BY X-PAY APPEARANCE POTENTIAL SPECTHOSCOPY , INVESTIGATION OF SURFACE OXIDE
LAYERS FROM SENICOMOUTOR SURFACE , FACTORS AFFECTING AVALANCHE INJECTION INFO INSULATING
LAYERS IN -100-SUNFACES OF SILICON , TRANSPORT PROPERTIES OF CONDUCTION ELECTRONS
IN N-TYPE INVERSION
         11566
         11451
         11269
         11653
         11477
         11370
                                           IN N-TYPE INVERSION
LAYOUT, SOLDER BUMP FLIP-CHIP FABRICATION USING CIRCUIT
LEAD FINISHES FOR MICROCIRCUIT PACKAGES, EVALUATION OF
LEADS ON THIN-FILM CIRCUITS UNDER ACCELERATED-ACING, STRENGTH OF GOLD-PLATED COPPER
LEADS TO THICK-FILM METALLIZATION ON CERAMIC SUBSTRATES, INTEGRITY OF SOLDER JOINTS
CONNECTING NICKEL

LEADS, METALURGICAL ANALYSIS OF STRESS-CORROSION CRACKING OF KOVAR PACKAGE
LED DISPLAY AND DRIVE CIRCUIT PACKAGING, INTEGRAL
LED'S FOR OPTICAL COMMUNICATIONS, HIGH-POMER LONG-LIVED DOUBLED HETEROSTRUCTURE
LIDS UNDER EXTERNAL PRESSURE - FORMULAS FOR SCREENING AND DESIGN, RECTA GULAR FLAT-PACK
LIFE APPLICATIONS, STUDY OF SOLID ENCAPSULATED WICKCIRCUITS FOR LONG
LIFE APPLICATIONS, STUDY OF SOLID ENCAPSULATED WICKCIRCUITS FOR LONG
LIFE IN ALUMINUM-COPPER AL-CU-SI AND SILVER CONDUCTORS, WIDTH DEPENDENCE OF FLECTROMIGRATION
LIFE OF 2-LAYER METALLIZATION SISTEMS VIA ACCELERATED SIRESSING, DEFERMINATION OF
          11358
          11698
          11619
          11378
           11612
          11562
        11440
          11191
          11453
          11465
                                              USEFUL
LIFE TEST OF EBS-DIDDE AT 200-300-MATT DISSIPATION
LIFE TEST TECHNIQUES AS EFFECTIVE MICROCIRCUIT SCREENING METHODS , EVALUATION OF HIGH-TEMPERATURE
         11563
          11476
                                                                         ACCELERATED
                                             ACCELERATED

LIFE MICROCITCUIT PACEMAKER SPACE AGE SPIN-OFF TO ACHIEVE RELIABILITY AND LONG
LIGHT SOURCES FOR FIBER OPTICAL COMMUNICATIONS RELIABILITY SEMICONDUCTOR
LIMITS OF MOS IC'S FUNDAMENTAL PERFORMANCE
LINE ADDRESSABLE RA4 CCD
LINE ARCHITECTURE RAZORBACK CCD - HIGH-PERFORMANCE PARALLEL INPUT DELAY
LINE COMES OF AGE CMOS STANDARD-PARTS
LINE MULTIPLEXED VIDEO BANDMIDTH CCD DELAY
          11561
         11060
          11068
           11665
          11066
                                             LINE , NULTIPLEXED VIDEO BANDWIDTH CCD DELAY
LINEAR IC'S , REWORK OF
LINEARITY OF ELECTRICAL CHARGE-INJECTION INTO CCD'S
LINES TO INCREASE ELECTROMIGRATION RESISTANCE , COATING NAPROW RESISTIVE
LINKS IN PROM'S , FUSING MECHANISM OF NICHROME RESISTOR
LIOUID CRYSTALS AND CMOS OFFER MINIMAL POWER DIGITAL DISPLAYS
LIOUID EPOXY ENCAPSULANTS IN SEMICONDUCTOR APPLICATIONS , PERFORMANCE OF
LITHOGRAPHY , HIGH-SPEED P-CHANNEL RANDOM ACCESS 1024-BIT MEMORY MADE WITH ELECTRO'S
LITHOGRAPHY , PATHWAYS AND PITFALLS IN DEVICE
LITHOGRAPHY , POSITIVE OPTICAL
          11681
          11263
         11478
          11733
           11671
          11598
          11267
          11536
           11053
```

,这种是一种,我们就是一种,我们就是一种,我们就是一种,我们就是一种,我们就是一种,我们就是一种,我们也是一种,我们也是一种,我们就是一种,我们就是一种,我们就 第一个一种,我们就是一种,我们就是一种,我们就是一种,我们就是一种,我们就是一种,我们就是一种,我们就是一种,我们就是一种,我们就是一种,我们就是一种,我们就是

William Control of the Control of th

```
RAC LIBRARY DOCUMENT TITLE - KEY WORD IN CONTEXT REPORT
                                                                                                                                                                                                                                                                                                                                                                                                                      (1976 ACCESSIONS ONLY)
DOC-ACC#
                                                               LOCALIZED DEFECTS IN DIELECTRIC FILMS , DETECTION AND CHARACTERIZATION OF
LOGIC AND MEMORY ARRAYS FOR EFFICIENT HYBRID PACKAGING , COMPLEX BEAM-LEADED
LOGIC ARRAY, FIELD PROGRAMMABLE
LOGIC CELLS IN LARGE-SCALE ARRAYS , EFFICIENT TESTING OF COMBINATION."L
LOGIC FOR LSI , CURRENT HOCGING LOGIC - NE; "POLAR
LOGIC GATE WITH JOSEPHSON JUNCTIONS , FLIP-FLOP AND
LOGIC LSI USING DIFFUSION SELF-ALIGNED ENHANCEMENT DEPLETION MOS TRANSISTORS , HIGH-SPEED
LOGIC - NEW BIPOLAR LOCIC FOR LSI , CURRENT HOCGING
LOGIC - NEW FUNCTIONALLY IC'S , CURRENT HOCGING INJECTION
LOGIC TO IMPROVE PERFORMANCE IN CMOS AND MICROPROCESSOR SYSTEMS , USING BIPOLAR
LOGIC , MOS - RCA PIONEERED TECHNOLOGY CMOS - RCA'S THRUST IN DIGITAL
LOGIC , SCHOTTKY TRA'S ISTOR
LOGIC , VMOS - HIGH-SPEED TIL COMPATIBLE MOS
LONG LIFE APPLICATIONS , ELECTROMAGNETIC RADIATION SCREENING OF MICROCIRCUITS FOR
LONG LIFE APPLICATIONS , STUDY OF SOLID ENCAPSULATED MICROCIRCUITS FOR
LONG LIFE APPLICATIONS , STUDY OF SOLID ENCAPSULATED MICROCIRCUITS FOR
LONG TERM MEMORY IN JUNCTION DEVICES USING MULTIVALENT TRAPPING IMPURITIES IN SILICON
LONG-LIVED DOJBLED HETEROSTRUCTURE LED'S FOR OPTICAL COMMUNICATIONS , HIGH-POWER
LODSE PARTICLES AND COATING MATERIALS , HYBRID TECHNOLOGY
LOW COST !ACKAGING AS SEEN 3Y HYBRID CIRCUIT MANUFACTURER , FRUSTRATIONS OF
LOM DENSITIES OF SURFACE STATES AT SILICON SILICON-DIOXIDE INTERFACE , MEASUREMENT
OF
              11408
             11610
            11367
11413
11071
               11064
              11413
              11509
               11073
                11366
              11520
                11692
                 11293
                11562
              11460
                11487
                                                                  OF
LOW-POWER HIGH-SPEED CHOS/SGS CIRCUITS
LOW PROFILE DOUBLE BEAN IC SOCKET
LOW-OHM CHIP RESISTORS JULTRA
LOW-POWER CHOS MASS MEMORY
LOW-POWER CHOS MASS MEMORY
LOW-POWER DISSIPATION DOUBLE IMPLANTED BIPOLAR HIGH-SPEED GATES WITH
LOW-POWER IC'S BASE DIFFUSION ISOLATED TRANSISTORS FOR
LOW-POWER SCHOTTKY TIL
LOW-POWER SCHOTTKY TIL
LOW-POWER ATTURE IRRADIATION EFFECTS IN SILICON-DIOXIDE INSULATED MIS DEVICES
LSI APPLICATIONS TUNGSTEN METALIZATION FOR
LSI ARRAYS FOR SPACE STATION DESIGN PROCESSING AND TESTING OF
LSI COMPONENTS QUALITY MEASURE FOR
LSI DEVICES IN AUTOMOTIVE APPLICATION PREDICTING RELIABILITY OF SYSTEMS USING COMPLEX
MOS
                11497
              11688
               11576
              11143
                11397
                11104
                11401
               11157
                 11693
                                                                      MOS
LSI DEVICES , CHARGE TRANSPORT AND POLARIZATION EFFECTS IN DIELECTRICS OF MSI AND LSI FOR AEROSPACE COMPUTERS - PAST RELIABILITY EXPERIENCE AND FUTURE PREDICTIONS
                11195
                11685
                                                                    MOS
LSI MEMORY SYSTEM FOR MILITARY MAINFRAME APPLICATIONS
LSI RADIAC COUNTER CIRCUIT , NUCLEAR RADIATION EFFECTS ON RCA ECOM
LSI - CCCL ,NEW APPROACH TO BIPDLAR
LSI SILICON CHIPS ,MICROSURGERY AS TOOL IN ANALYSIS OF
LSI TAKES NEW DIRECTION WITH 11L ,BIPDLAR
LSI TECHNOLOGY EVALUATION
                11146
                11678
                11072
               11724
11264
11406
                                                                      LSI USING DIFFUSION SELF-ALIGNED ENHANCEMENT DEPLETION MOS TRANSISTORS ,HIGH-SPEED LOGIC
                 11064
                                                                                         COMPLEMENTARY DWOS PROCESS FOR CURRENT HOGGING LOGIC - NEW BIPOLAR LOGIC FOR DESIGNERS GUIDE FOR PROGESSIONERS GUIDE FOR PROGESSION OF DEVELOPMENT OF 2-LEVEL ANODIZED ALUMINUM INTERCONNECTS
                11564
               11413
                                                                      LSI
                                                                 LSI , DESIGNERS GUIDE FOR

LSI , ENGINEER ING STUDY OF DEVELOPMENT OF 2-LEVEL ANDDIZED ALUMINUM INTERCONNECTS
FOR MSI AND

LSI , STRAPDOWN INERTIAL GUIDANCE USING
MACHINE , FABRICATION OF YIDED PROTOTYPE
MACROMODELING OF IC OP-AMPS
MAGNETIC BUBBLE MEMORY
MAINFRAME APPLICATIONS , LSI MEMORY SYSTEM FOR MILITARY
MAINFRAME APPLICATIONS , LSI MEMORY SYSTEM FOR MILITARY
MAINTAIN HIGH YIELDS IN HYBRID PACKAGE HERMETIC SEALING - PROCESS CONTROL IS ANSWER
, HOW TO ACHIEVE AND
MANUFACTURE OF HYBRID CIRCUITS , SELECTION AND COVITROLS OF POLYMERS USED IN
MANUFACTURE , AUTOMATED METAL ETCH SYSTEM FOR IC
MANUFACTURE , FRUSTRATIONS OF LOW COST PACKAGING AS SEEN BY HYBRID CIRCUIT
MANUFACTURING CONTROL HANDBOOK - GUIDE TO FAILURE ANALYSIS AND PROCESS , MICROCIRCUIT
MANUFACTURING METHODS FOR ION-IMPLANTATION
MANUFACTURING METHODS FOR ION-IMPLANTATIONS
MANUFACTURING PROCESS , MULTILAYER CERAMIC CAPACITOR CHIPS FOR HYBRID CIRCUITS -
MANUFACTURING PROCESS , MULTILAYER CERAMIC CAPACITOR CHIPS FOR HYBRID CIRCUITS -
MANUFACTURING SCIENCE , IC RELIABILITY AND
MAPPING OF SEMICONDUCTOR DEVICES, HIGH RESOLUTION SYSTEM FOR PHOTORESPONSE
MARGINALLY TESTABLE 4K-RAM , SIMPLIFIED PERIPHERAL CIRCUITS FOR
MASK ALIGMMENT , AUTHMATIC OUT-OF-CONTACT
MASK CATA , COMPUTER-AIDED SYNTHESIS OF 1C ELECTRICAL DIAGRAM FROM
MASK ALIGMMENT , AUTHMATIC OUT-OF-CONTACT
MASK CATA , COMPUTER-AIDED SYNTHESIS OF 1C ELECTRICAL DIAGRAM FROM
MASK MEMORY , LON-POWER CMOS
MATERIAL MICROSTNUCTURE - INFLUENCE OF PROCESSING CONDITIONS , THICK-FILM
MATERIAL MICROSTNUCTURE - INFLUENCE OF PROCESSING CONDITIONS , THICK-FILM
MATERIAL MICROSTNUCTURE - INFLUENCE OF PROCESSING CONDITIONS , THICK-FILM
MATERIALS AND PROCESSES PROSLEMS IN THIN-FILM NETWORKS , DETECTION AND CORRECTION
OF
                  11141
                11199
               11203
11472
11245
11146
                  11603
                  11689
                 11594
11392
                  11584
                  11601
                    11353
                  11299
11418
11650
                  11575
                  11639
                11485
                  11391
                   11055
                   11386
                  11389
11143
11571
                  11241
```

```
RAC LIBRARY DOCUMENT TITLE -- KEY WORD IN CONTEXT REPORT
                                                                                                                                                                                                                                                                                                                                                                                           (1976 ACCESSIONS ONLY
DOC-ACC#
                                                               MATERIALS AS PROTECTIVE COATINGS ON HYBRID MICROCIRCUITS ,APPROACH FOR EVALUATING
            11642
                                                            POLYMER

MATERIALS FOR CONTROLLED COILAPSE CHIP JOINING , MODULE

MATERIALS FOR CONTROLLED COILAPSE CHIP JOINING , MODULE

MATERIALS USED IN MICROELECTRONIC DEVICE BONDING , CHARACTERIZATION OF POLYMERIC

MATERIALS , SEFFECTS OF HIGH ENERGY PULSES ON HYBRID CIRCUIT

MATERIALS , OCLD COMMERCIAN CONTACTS - DEVELOPMENT IN SEARCH FOR ALTERNATE

MATERIALS , ONLD COMMERCIAN CONTACTS - DEVELOPMENT IN SEARCH FOR ALTERNATE

MATERIALS , PROBLEMS IN JSING SURFACE ANALYSIS TECHNIQUES FOO DEPTH PROFILING OF MICROELECTRONIC

MATURING TECHNOLOGY , COMPARATIVE RELIABILITY EVALUATION OF CLOS -

MAXIMUM OPERATING VOLTAGE OF CMOS IC'S , LINITATIONS ON

MEANS OF ACCELERATED TESTING, PROCESS CONTROL BY

MEASURE FOR LSI COMPONENTS , QUALITY

MEASUREMENT ACCURACY PRECISION AND REPEATABILITY WITH RELEVANCE TO ELECTRICAL TESTING

OF MICROCIRCUITS

MEASUREMENT AND CONTROL OF ATMOSPHERE IN HERMETICALLY SEALED SEMICONDUCTOR PACKAGES

MEASUREMENT OF CHARGE RESIDUAL FOR, CCD TRANSFER USING IMPULSE AND FREQUENCY RESPONSES

MEASUREMENT OF LOW DENSITIES OF SURFACE STATES AT SILICON SILICON—DIDXIDE INTERFACE

MEASUREMENT TECHNOLOGY—400—12, SEMICONDUCTOR

MEASUREMENT TECHNOLOGY—400—4, SEMICONDUCTOR

MEASUREMENT TECHNOLOGY—400—4, SEMICONDUCTOR

MEASUREMENTS OF MOS 3-TRANSISTOR DYNAMIC RAM USING SEM STROBOSCOPIC TECHNIQUES ,INTERNAL

MAYEFORM

MEASUREMENTS OF MOS 3-TRANSISTOR DYNAMIC RAM USING SEM STROBOSCOPIC TECHNIQUES ,INTERNAL

MAYEFORM
             11238
            11609
             11700
             11460
             11544
             11691
            11565
11462
11373
             11616
             11600
            11492
11487
             11635
            11248
11246
11279
             11542
                                                                                                    WAVEFORM
                                                              MAYERDMA
MEASUREMENTS OF NOISE IN CCD'S
MEASUREMENTS OF SCIDERABILITY OF THICK-FILM CIRCUITS
MEASUREMENTS ON DEPLETION-MODE FET'S AND BULK-TRANSFER CCD'S
MEASUREMENTS ON THIN SILICON-DIOXIDE ,CONTRACT POTENTIAL
MEASUREMENTS - CHARACTERIZATION OF DEFECTS IN SILICON P-N JUNCTIONS, THERMALLY STIMULATED
MEASUREMENTS , CHARACTERIZATION OF THERMALLY GROWN SILICON-DIOXIDE SURFACES BY CONTACT
ANGLE
             11372
             11606
             11322
             11628
             11680
           11425
                                                              MEASUREMENTS , SOME PITFALLS IN FAST RAMP C-V
MEASURES AUTOMATIC ASSEMBLY OF HYBRID IC'S , PRODUCTION ENGINEERING
MEASURSMENT TECHNOLOGY-400-8 , SEMICONDUCTOR
MECHANICAL STRESS , ELECTRICAL PROPERTIES OF METAL SILICON-DIOXIDE SILICON STRUCTURES
             11400
           11371
             11292
                                                             UNDER

MECHANICAL THERMAL PULSE BONDING

MECHANISM IN PLASTIC ENCAPSULATED MOS DEVICES ,STUDY OF PARASITIC MOS FORMATION

MECHANISM OF METAL-POLYSILIOTN DOPED SILION BUTTINGCONTACTS ,FAILURE

MECHANISM OF MICHOME RESISTOR LINKS IN PROMYS ,FUSING

MECHANISM ,MIGRATORY COLD RESISTANCE SHORTS - CHEMICAL ASPECTS OF FAILURE

MECHANISMS FOR IC RELIABILITY ,IMPROVED

MECHANISMS IN GOLD WETALIZED SEALED JUNCTION ,FAILURE

MECHANISMS IN REARTIABLE N-CHANNEL FAMOS ,DEGRADATION

MECHANISMS IN THICK-FILMS AND THIN-FILMS ,BASIC ADHESION

MECHANISMS OF DEGRADATION IN OPTICALLY-COUPLED ISOLATOR

MECHANISMS OF NICHROME THIN-FILMS ,FUSING

MECHANISMS OF MICHOME THIN-FILMS ,FUSING

MECHANISMS OF GPTICALLY-COUPLED ISOLATOR ,DEGRADATION CHARACTERISTICS AND

MECHANISMS OF GPTICALLY-COUPLED ISOLATOR ,DEGRADATION CHARACTERISTICS AND

MECHANISMS ,P-CHAINEL REMRITABLE AVALANCHE INJECTION DEVICE OPERATION AND DEGRADATION

MEETING 1975 INTERNATIONAL ELECTRIN DEVICES

MEMORIES AND ANALOG SIGNAL PROCESSING ,CCD'S MOVE-IN ON

MEMORIES FOR RADAR

MEMORIES ,ISOLATION METHOD SHRINKS BIPOLAR CELLS FOR FAST DENSE
                                                                                                   UNDER
             11589
             11742
            11452
11733
11447
             11081
             11385
              11435
            11714
11719
11734
             11661
             11434
             11535
            11318
                                                             MEMORIES FOR RADAR
HEMORIES , ISOLATION METHOD SHRINKS BIPOLAR CELLS FOR FAST DENSE
HEMORIES , THERMAL OXIDE ISOLATION PROCESS FOR HIGH-DENSITY
MEMORY ARRAYS FOR EFFICIENT HYBRID PACKAGING , COMPLEX BEAM-LEADED LOGIC AND
NEMORY CELLS , DUAL DIELECTRIC CHARGE STORAGE NON-VOLATILE
HEMORY CIPS , FABRICATION OF BUBBLE
HEMORY CIRCUITS , PROGRAMMABLE
HEMORY COMES OF AGE , BIPOLAR
HEMORY COMES OF AGE , BIPOLAR
HEMORY DEVICE , DRAIN-SOURCE PROTECTED MNOS
HEMORY IN JUNCTION DEVICES USING MULTIVALENT TRAPPING IMPURITIES IN SILICON , LONG
             11303
              11626
             11610
            11736
             11482
             11511
             11259
             11293
                                                            TERM

MEMORY MADE WITH ELECTRON LITHYGRAPHY ,HIGH-SPEED P-CHANNEL RANDOM ACCESS 1024-BIT

MEMORY STATUS AND TRENDS IN US-GOVERNMENT DATA STORAGE APPLICATIONS ,BURBLE

MEMORY SYSTEM FOR MILITARY MAINFRAME APPLICATIONS ,LSI

MEMORY SYSTEM ,DESIGN AND PERFORMANCE OF CCD

MEMORY TESTING - DIOEST OF TECHNICAL PAPERS ,1973 SYMPOSIUM ON SEMICONDUCTOR

MEMORY WITH METAL NITRIDE MOLYBOENUM OXIDE SILICON STRUCTURE ,ELECTRICALLY REPROGRAMMABLE

NOI-VOLATILE SEMICONDUCTOR

MEMORY MITH MHOS STORAGE ,NYM-VOLATILE CCD

MEMORY HITH PHOTOFORMED PLATED CONDUCTORS ,MULTICHIP IC

MEMORY ,5192-BIT BLOCK ACORESSABLE CCD

MEMORY ,MAGNETIC BUBBLE

MEMORY ,MAGNETIC BUBBLE

MESHED GATE STRUCTURE ,HIGH-POWER MOS FET WITH VERTICAL DRAIN ELECTRODE AND

METAL ALUMINA SILICON-DIOXIDE SILICON FET ,STUDY OF CHARGE STORAGE BEHAVIOR IN

METAL ALUMINA SILICON-DIOXIDE SILICON ,POLARIZATION AND CHARGE MOTION IN

METAL ETCH JYSTEM FOR IC MAINFACTURE ,AUTOMATED

METAL NITRIDE MOLYBDENIM OXIDE SILICON STRUCTURE ,ELECTRICALLY REPROGRAMMABLE NON-VOLATILE

SEMICONDUCTOR MEMORY WITH

METAL OXIDE ELECTRODE CID IMAGER ANNAY ,TRANSPARENT
                                                                                                     TERM
             11145
             11146
            11683
             11554
             11365
            11493
             11143
             11245
           11546
11254
11402
11392
             11554
             11049
                                                                HETAL OXIDE ELECTRODE CID IMAGER ARRAY , TRANSPARENT
```

<u>.</u> ,

```
RAC LIBRARY DOCUMENT TITLE -- KEY HORD IN CONTEXT REPORT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              (1976 ACCESSIONS ONLY)
DOC-ACC#
                                                                                          METAL SILICON-DIOXIDE CAPACITORS , EFFECTS OF DISLOCATIONS ON PROPERTIES OF METAL SILICON-DIOXIDE SILICON STRUCTURES UNDER MECHANICAL STRESS , ELECTRICAL PROPERTIES
                  11291
                11292
                                                                                        CF
METAL SURFACES , PLASMA CLEATING OF
METAL SYSTEMS , EFFECTS OF FAST TEMPERATURE CYCLING ON ALUMINUM AND GOLD
METAL SYSTEMS , EFFECTS OF FAST TEMPERATURE CYCLING ON ALUMINUM AND GOLD
METALIZATION FOR LSI APPLICATIONS , TUNGSTEN
METALIZATION SYSTEM FOR MICROMAVE AND UHF POWER-TRANSISTORS
METALIZATION , BERYLLUM - HIGH-RELIABILITY THIN-FILM
METALIZATION , CHARACTERIZATION OF THICK-FILM FRITLESS
METALIZED SEALED JUNCTION , FAILURE MECHANISMS IN GOLD
METALIZED SEALED JUNCTION , FAILURE MECHANISMS IN GOLD
METALIZATION CAPACITANCES FOR IC'S AND PACKAGES , ACCURATE
METALLIZATION FOR THICK-FILM RESISTORS , IMPROVED SILVER-PALLADIUM TFRMINATION
METALLIZATION ON CERAMIC SUBSTRATES , INTEGRITY OF SOLDER JOINTS CONNECTING NICKEL
LEADS TO THICK-FILM
METALLIZATION ON SEMICONDUCTORS , SEM EVALUATION OF
                  11424
                  11449
                  11401
                  11387
                  11726
                  11570
                  11385
                 11623
                 11148
                    11573
                  11294
                                                                                     METALLIZATION ON SEMICONDUCTORS SEM EVALUATION OF
METALLIZATION SYSTEMS VIA ACCELERATED STRESSING DETERMINATION OF USEFUL LIFE OF
2-LAYER

METALLIZATION SEFFECT OF IMPURITIES ON CORROSION OF ALUMINUM
METALLIZATION METALLURGICAL ASPECTS OF ALUMINUM WIRE BONDS TO GOLD
METALLIZING FOR CERAMICS COMPOSITE FILM
METALLURGICAL ANALYSIS OF STRESS-CORROSION CRACKING OF KOVAR PACKAGE LEADS
METALLURGICAL ANALYSIS OF STRESS-CORROSION CRACKING OF KOVAR PACKAGE LEADS
METALLURGICAL ASPECTS OF ALUMINUM MIRE BONDS TO GOLD METALLIZATION
METAL-POLYSILICON DOPED SILICON BUTTINGCONTACTS FAILURE MECHANISM OF
METHOD-1012 - THERMAL CHARACTERISTICS FOR MIL-STD-883 MEM RECOMMENDATION
METHODS AND TECHNIQUES FOR FAILURE ANALYSIS APPLICATION OF NEW
METHODS FOR ION-IMPLANTATION, MANUFACTURING
METHODS FOR ION-IMPLANTATIONS, MANUFACTURING
METHODS FOR ION-IMPLANTATIONS, MANUFACTURING
METHODS FOR PLANNING AND ANALYZING ACCELERATED TESTS
METHODS TECHNIQUES AND AUTOMATED CONTROLS FOR CONTINUOUS EPITAXIAL PROCESSING OF
SILICON IC'S, MANUFACTURING
METHODS TECHNIQUES AND AUTOMATED CONTROLS FOR CONTINUOUS EPITAXIAL PROCESSING OF
METHODS DEVALUATION OF HIGH-TEMPERATURE ACCELERATED LIFE TEST TECHNIQUES AS EFFECTIVE
MICROCIRCUIT SCREENING
METHODS, FAILURE ANALYSIS OF ELECTRONIC PARTS - LABORATORY
METROLOGY, PHOTOLITHOGRAPHY IN IC MASK
MICROPROCESSOR SYSTEMS, USING BIPOLAR LOGIC TO IMPROVE PERFORMANCE IN CHOS AND
MICROPROCESSOR SYSTEMS, USING BIPOLAR LOGIC TO IMPROVE PERFORMANCE IN CHOS AND
MICROPROCESSOR, M-CHANNEL HOS TECHNOLOGY YIELDS NEW GENERATION OF
MICRO-POWER DIGITAL AND ANALOG APPLICATIONS, CMOS PIL - VERSATILE BUILDING BLOCK
FOR
MICRO-POWER DIGITAL AND ANALOG APPLICATIONS, CMOS PIL - VERSATILE BUILDING BLOCK
FOR
MICRO-POWER DIGITAL AND ANALOG APPLICATIONS, CMOS PIL - VERSATILE BUILDING BLOCK
FOR
                 11465
                  11728
                11655
                  11378
                  11728
                 11452
                  11429
                  11380
                  11299
                 11418
                  11301
                  11650
                  11297
                 11476
                  11231
                  11386
                  11648
                  11509
                11045
                  11674
                                                                                             MICROSTRUCTURE - INFLUENCE OF PROCESSING CONDITIONS THICK-FILM MATERIAL MICROSUBSTRATES , INVESTIGATION INTO FAILURES OF ALUMINUM WIRES BONDED TO GOLD METALLIZATION
                  11729
                                                                                        MICROSURGERY AS TOOL IN ANALYSIS OF LSI SILICON CHIPS
MICROMAVE AND UHF POMER-TRANSISTORS, METALIZATION SYSTEM FOR
MICROWAVE HIGH-VOLTAGE BIPOLAR POWER-TRANSISTOR
MICROWAVE HIGH-VOLTAGE BIPOLAR POWER-TRANSISTOR
MICROWAVE IC'S , BEAM TECHNIQUES FOR FABRICATION OF
MICROWAVE IC'S , EPOXY TECHNIQUES FOR HYBRID
MICROWAVE POMER-TRANSISTORS, THENDS IN
MICROWAVE POMER-TRANSISTORS, THENDS IN
MICROWAVE RECEIVERS , APPLICATION OF IC'S TO
MICROWAVE RECEIVERS , APPLICATION OF IC'S TO
MICROWAVE GOLD RESISTIVE SHORTS IN MICROCIRCUITS
MIGRATED GOLD RESISTIVE SHORTS IN MICROCIRCUITS
MIGRATORY GOLD RESISTANCE SHORTS - CHEMICAL ASPECTS OF FAILURE MECHANISM
MILITARY APPLICATIONS , LASER-TRIMMING OF THICK-FILM RESISTORS FOR
MILITARY ALECTRONICS WITH PARTICULAR REFERENCE TO COST AND RELIABILITY-VOL-1, STUDY
OF
MILITARY IC STANDARDIZATION ACQUISITION AND TECHNOLOGY
MILITARY MAINFRAME APPLICATIONS , LSI MEMORY SYSTEM FOR
MINITURE MOISTURE SENSORS FOR IN-PACKAGE USE BY MICROELECTRONICS INDUSTRY
MINITATURE MOISTURE SENSORS FOR IN-PACKAGE USE BY MICROELECTRONICS INDUSTRY
MINITURE MOISTURE SENSORS FOR IN-PACKAGE USE BY MICROELECTRONICS INDUSTRY
MINITURE MOISTURE SENSORS FOR IN-PACKAGE USE BY MICROELECTRONICS INDUSTRY
MINITURE MOISTURE SENSORS FOR IN-PACKAGE USE BY MICROELECTRONICS INDUSTRY
MINITURE MINITURE MICROCITED TO CONTROL OF THE MAINTURE MINICOMPUTER ON CHIP
                 11724
                  11545
                  11097
                  11596
                  11382
                  11197
                 11444
11446
                    11447
                    11580
                  11419
                  11695
                  11146
                     11441
                  11130
                    11085
                                                                                             MINIMAL POWER DIGITAL DISPLAYS .LIQUID CRYSTALS AND CMOS OFFER MINIMIZATION OF PARASITICS IN IC'S BY DIELECTRIC ISOLATION MIS DEVICES AND IC'S .INVESTIGATION OF SOS PROCESSES FOR FABRICATION OF HADIATION
                    11671
                  11649
                    11496
                                                                                          HARDENED

HARDENED

HIS DEVICES , LDM-TEMPERATURE IRRADIATION EFFECTS IN SILICOM-DIOXIDE INSULATED

HIS IC'S , INVESTIGATION OF THIN-FILM SILICOM PROCESS FOR RADIATION HARDENED

HIS INPUT/OUTPUT SUBSYSTEM DEVELOPMENT , RADIATION: HARDENED

HARDEN
                                                                                                                                                    HARDENED
                    11270
                  11416
                    11206
                    11259
                 11059
                    11646
                    11652
                    11365
```

```
RAC LIBRARY DOCUMENT TITLE -- KEY WORD IN CONTEXT REPORT
                                                                                                                                                                                                                                                                                   (1976 ACCESSIONS ONLY)
DOC-ACC#
                                           MODELING AND DESIGN , INTEGRATED DEVICE ANALYSIS
MODELING FOR CIRCUIT DESIGN , SOS MOS
MODELING OF BIPOLAR TRANSISTORS FABRICATED WITH COMBINED OXIDE AND DIFFUSED ISOLATION
STRUCTURES , CHARACTERIZATION AND
MODULE MATERIALS FOR CONTROLLED COLLAPSE CHIP JOINING
MOISTURE SENSORS FOR IN-PACKAGE USE BY MICROELECTRONICS INDUSTRY , MINIATURE
MOLYBDENUM OXIDE SILICON STRUCTURE , ELECTRICALLY REPROGRAMMABLE NON-VOLATILE SEMICONDUCTOR
MEMORY MITH METAL NITRIDE
MONITORING IN THANSISTOR PRODUCTION , PROCESS
MOMITORING OF SILICON IC'S , INVESTIGATION AND DEVELOPMENT OF SHORT-TERM TECHNIQUES
FOR RELIABILITY
MONOLITHIC HIGH-PERFORMANCE FET INPUT OP-AMP , NEM
MONOLITHIC INTEGRATION PROCESS , CAIGS AND COMPLEMENTARY ISOLATED BIPOLAR TRANSISTOR
MONOLITHIC OP-AMP DESIGN , RECENT ADVANCES IN
MONOLITHIC OP-AMP USING COMPATIBLE COMPLEMENTARY PNP TRANSISTORS , HIGH SLEW RATE
MONOLITHIC OP-AMP USING COMPATIBLE COMPLEMENTARY PNP TRANSISTORS , HIGH SLEW RATE
MONOLITHIC OP-AMP USING DOUBLET COMPRESSION TECHNIQUES , FAST-SETTLING
MONOLITHIC SEMICONDUCTOR DEVICES BY HIGH-AMPLITUDE CURRENT PULSES , DEGRADATION OF
MONOLITHIC SEMICONDUCTOR DEVICES BY HIGH-AMPLITUDE CURRENT PULSES , DEGRADATION OF
MONOLITHIC SILICON IC'S , STUDY OF SURFACE CHARGE INDUCED INVERSION FAILURE OF JUNCTION
ISOLATED
       11708
        .11251
        11567
         11238
        11441
         11383
         11290
         11515
        11275
         11190
       11523
11498
11258
11222
                                                                         ISOLATED
                                              MONOLITHIC TECHNOLOGY AND APPLICATIONS .OXIDE-ISOLATED MOS 3-TRANSISTOR DYNAHIC RAW USING SEM STROBOSCOPIC TECHNIQUES .INTERNAL WAVEFORM
         11398
11542
                                           MOS 3-TRANSISTOR DYNAMIC RAW USING SEM STROBOSCOPIC TECHNIQUES, INTERNAL WAVEFORM
MEASUREMENTS OF
MOS CAPACITORS, NON-EQUILIBRIUM PHENOMENA IN ION-IMPLANTED
MOS DEVICES, NON-IGNIC RODM TEMPERATURE INSTABILITIES IN
MOS DEVICES, STUDY OF PARASITIC MOS FORMATION MECHANISM IN PLASTIC ENCAPSULATED
MOS FET WITH VERTICAL DRAIN ELECTRODE AND MESHED GATE STRUCTURE, HIGH-POWER
MOS FORMATION MECHANISM IN PLASTIC ENCAPSULATED MOS DEVICES, STUDY OF PARASITIC
MOS IC TECHNOLOGY, VMOS - NEW
MOS IC'S, FUNDAMENTAL PERFORMANCE LIMITS OF
MOS IC'S, PROCESSES FOR
MOS IMAGE SENSORS, ULTRA HIGH-SPEED CLOCK-PULSELESS SCANNIFR FOR
MOS INPUT AND OUTPUT CIRCUIRTY-VOL-I, HARDENED
MOS LOGIC, VMOS - HIGH-SPEED TIL COMPATIBLE
MOS LOGIC, VMOS - HIGH-SPEED TIL COMPATIBLE
MOS LOGIC TO AUTOMOTIVE APPLICATION, PREDICTING RELIABILITY OF SYSTEMS USING
COMPLEX
        11271
11486
         11742
         11546
11742
11274
       11060
11319
11047
11375
11366
         11693
                                                                        COMPLEX
                                            COMPLEX

MOS LSI FOR AEROSPACE COMPUTERS - PAST HELIABILITY EXPERIENCE AND FUTURE PREDICTIONS

MOS MODELING FOR CIRCUIT DESIGN , SOS

MOS PROCESSING TECHNIQUES , THEORY AND PRACTICE OF

MOS RAM'S , DIAGNOSTIC TESTING OF

MOS - RCA PIONEERED TECHNOLOGY CMOS - RCA'S THRUST IN DIGITAL LOGIC

MOS TECHNOLOGY YIELDS NEW GENERATION OF MICROFROCESSORS , N-CHANNEL

MOS TECHNOLOGY , FULLY DECODED MINDS STORAGE ARRAYS IN ESFI

MOS TRANSISTORS , DRAIN VOLTAGE LIMITATIONS OF

MOS TRANSISTORS , ELECTRICAL CHARACTERISTICS OF BORON-IMPLANTED N-CHANNEL

MOS TRANSISTORS , HIGH-SP EED LOGIC LSI USING DIFFUSION SELF-ALIGNED ENHANCEMENT DEPLETION

MOS-TRANSISTOR IC ENGINEERING

MOS-TRANSISTOR IC ENGINEERING

MOS-TRANSISTOR IC ENGINEERING

MOTION IN METAL ALUMINA SILICON-DIOXIDE SILICON , POLARIZATION AND CHARGE
        11685
         11251
11363
11379
         11663
          11083
         11652
         11282
         11064
         11100
                                             MOSTION IN METAL ALUMINA SILICON-DIOXIDE SILICON , POLARIZATION AND CHARGE MOUNTING TECHNOLOGY FOR HYBRIDS , INVESTIGATION OF DISCRETE COMPONENT CHIP MOVE-IN ON MEMORIES AND ANALOG SIGNAL PROCESSING , CCD'S MSI AND LSI DEVICES , CHARGE TRANSPORT AND POLARIZATION EFFECTS IN DIELECTRICS OF MSI AND LSI , ENGINEERING STUDY OF DEVELOPMENT OF 2-LEVEL ANODIZED ALUMINUM INTERCONNECTS
          11402
         11329
         11318
       11193
                                                                        FOR
                                             MULTICHIP IC MEMORY WITH PHOTOFORMED PLATED CONDUCTORS
MULTICLYER CERAMIC CAPACITOR CHIPS FOR HYBRID CIRCUITS - MANUFACTURING PROCESS
MULTILAYER GLASSES NEW CONCEPT , HIGH-TEMPERATURE VISCOSITY CONTROL IN
MULTILAYER INTERCONNECTION TECHNIQUE FOR IC AND THEIR APPLICATION TO SPACECRAFT ELECTRONIC
         11493
         11575
         11572
         11374
                                                                        SYSTEMS
                                              MULTILAYER INTERCONNECTION USING EVAPORATED ALUVINUM CANTILEVERED BEAMS "FLEXIBLE MULTILAYERING TECHNIQUE FOR HYBRID MICROCIRCUITS "THIN-FILM MULTILEVEL SUBSTRATE TECHNOLOGY AND EPOXY COMPONENT ATTACH FOR HYBRID FABRICATION
       11139
         11098
         11457
                                             MULTIPLEXED VIDEO BANDWIDTH COD DELAY LINE
MULTIPLEXER JFET BIPOLAR 8-CHANNEL ANALOG
MULTIPLEXER, JFCOUS ON IC ANALOG SWITCHES AND
MULTIPLEXERS, FOCUS ON IC ANALOG SWITCHES AND
MULTIVALENT TRAPPING IMPURITIES IN SILICON, LONG TERM MEMORY IN JUNCTION DEVICE:
USING
         11066
         11051
         11412
         11293
                                             NARROW RESISTIVE LINES TO INCREASE ELECTROMIGRATION RESISTANCE CONTING NATIONAL ELECTROMIC PACKAGING AND PRODUCTION CONFERENCE .1969 PROCEEDINGS OF TECHNICAL
        11478
        11234
       11687
                                              NATIONAL ELECTRONIC PACKAGING AND PRODUCTION CONFERENCE , PROCFEDINGS OF TECHNICAL
                                             PROGRAW - 1975
NATIONAL SPACEPROGRAM , HYBRID MICROCIRCUIT TECHNOLOGY IN BRITISH NATURE OF COMDUCTIOI AND SWITCHING IN SILICON-DIOXIDE, ON
       11376
11426
         11549
                                              NEAR IDEAL BREAKDOWN VOLTAGE IN PLANE AND PLANAR P-N JUNCTIONS .SIMPLE ETCH CONTOUR
                                            NEED FOR STANDARDIZED FORMULATIONS ,CASE FOR BETTER FPOXY PERFORMANCE TESTING AND NETWORKS ,DETECTION AND CORRECTION OF MATERIALS AND PROCESSES PROBLEMS I: THIN-FILM NETWORKS ,QUALIFICATION REQUIREMENTS FOR THICK-FILM NICHROME FUSIBILE-LINK USED IN PROM'S ,RELIABILITY OF NICHROME RESISTOR LINKS IN PROM'S ,FUSING MECHANISM OF
       11593
       11241
44647
11676
```

AMERICAN STATE OF THE STATE OF

ì

```
RAC LIBRARY DOCUMENT TITLE -- KEY WORD IN CONTEXT REPORT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              (1976 ACCESSIONS ONLY)
DOC-ACC#
                                                                                                      NICHROME THIN-FILM STRIPES , ELECTROMIGRATION FAILURE IN
NICHROME THIN-FILMS , FUSING MECHANISMS OF
NICHROME-LINK PROM RELIABILITY STUDIES , PROGRESS REPORT ON
NICHROME-LINK PROMS , EFFECTS OF PROGRAMMING VARIATIONS ON
NICKEL LEADS TO THICK-FILM METALLIZATION ON CERAMIC SUBSTRATES , INTEGRITY OF SOLDER
JOINTS CONNECTING
NITHIDE MOVEDENING ON THE SILECT STRUCTURE ELECTRICALLY REPROCRAMMENTE NOW-YOU AT ILL.
                       11713
                      11734
                      11735
                       11455
                                                                                                 NICKEL LEADS TO THICK-FILM METALLIZATION ON CERAMIC SUBSTRATES, INTEGRITY OF SOLDER
JOINTS CONNECTING

NITRIDE MOLYBORNUM OXIDE SILICON STRUCTURE, ELECTRICALLY REPROGRAMMABLE NON-VOLATILE
SEMICONDUCTOR MEMORY WITH METAL

NITROXIDE BURIED-LAYER THIN-FILM PASSIVATION, TITANIUM

NIMOS EXPERIMENTAL AND THEORETICAL STUDY

NO CURRENT-CARRYING, RESISTANCE SENSITIVITY FOUND IN THICK-FILM RESISTORS UNDER HIGH-VOLTAGE
STRESS AT RESTRICT CONDITION OF

NOISE IN CCD'S, MEASUREMENTS OF

NOISE IN CAPS, MEASUREMENTS OF

NOISE MEASUREMENTS IN ION-IMPLANTED SILICON, EXCESS

NON-EQUILIBRIUM PHENOMENA IN ION-IMPLANTED MOS CAPACITORS

NON-EDILIBRIUM PHENOMENA IN ION-IMPLANTED MOS CAPACITORS

NON-DESTRUCTIVE RADIOGRAPHIC INSPECTION OF CERAMIC CHIP CAPACITORS FOR DELAMINATIONS

NON-DESTRUCTIVE TEST FOR BEAM-LEAD BOND INTEGRITY, USE OF ACOUSTIC EMISSION AS

NON-IONIC ROOM TEMPERATURE INSTABLITIES IN MOS DEVICES

NON-VOLATILE MEMORY CELLS, DUAL DIELECTRIC CHARGE STORAGE

NON-VOLATILE EMICONDUCTOR MEMORY WITH MOS STORAGE

NON-VOLATILE EMICONDUCTOR MEMORY WITH MOS STORAGE

NON-VOLATILE SMICONDUCTOR MEMORY WITH METAL NITRIDE MOLYBDENUM OXIDE SILICON STRUCTURE

#*ELECTRICALLY REPROGRAMMABLE*

"*CHANNEL MOS TRANSISTORS, ELECTRICAL CHARGESTORAGE

NOR-CHANNEL MOS TRANSISTORS, ELECTRICAL CHARGESTITICS OF BORON-IMPLANTED

"*CHANNEL SILICON-OATE IC TECHNOLOGY

"*N-TYPE INVERSION LAYERS IN -100-SURFACES OF SILICON, TRANSPORT PROPERTIES OF CONDUCTION

ELECTRONS IN

"*CHANNEL MOS TRANSISTANCE OF

"*NUCLEAR RADIATION EFFECTS ON RCA ECOM LSI RADIAC COUNTER CIRCUIT

OBTAINING OPTINUM TRIMMING PERFORMANCE FROM LASER SYSTEM, METHOD OF

OCCURRION DEPOSITION OF POLYSILICON FILMS, DEFORMATION

OOFFERS FLEXIBILITY TO DESIONER, 100-IMPLANTATION

OOFFERS FLEXIBILITY TO DESIONER, 100-IMPLANTATION

OOFFORS FLEXIBILITY TO DESIONER, 100-IMPLANTATION D
                       11619
                      11554
                      11569
                       11063
                      11372
                    11266
.11279
11271
                       11731
                    11486
11595
11736
11365
                       11554
                       11079
                       11435
                       11083
                      11272
11553
11300
                       11321
                       11702
                          11678
                         11614
                       11417
11135
11671
                         11370
                       11170
                                                                                                    ONE-THIRD, FIRST OXIDE ISOLATED CMOS CIRCUITS CUT CHIP AREA BY
ON-OFF CYCLING EFFECTS ON ELECTRONIC EQUIPMENT AND PART RELIABILITY , DORMANCY AND
POWER

POWER

PENING FOR FABRICATING SCHOTTKY-BARRIER DIODE , CONTACT-HOLE

OPERATING TESTS - CONTROL FOR CONTAMINATED MICROCIRCUIT PROCESSES , HIGH-TEMPERATURE

OPERATION OF FLOATING GATE AMPLIFIER , DESIGN AND
OPERATION ON FLOATING GATE AMPLIFIER , DESIGN AND
OP-AMP DESIGN , RECENT ADVANCES IN MONOLITHIC

OP-AMP SEIGN , RECENT ADVANCES IN MONOLITHIC

OP-AMP SING COMPATIBLE COMPLEMENTARY PNP TRANSISTORS , HIGH SLEN RATE MONOLITHIC

OP-AMP SING COMPATIBLE COMPLEMENTARY PNP TRANSISTORS , HIGH SLEN RATE MONOLITHIC

OP-AMP , MEN MONOLITHIC HIGH-PERFORMANCE FET INPUT

OP-AMP , MEN MONOLITHIC HIGH-PERFORMANCE FET INPUT

OP-AMPS , MACROMODELING OF IC

OP-AMPS , RELATIONSHIP BETWEEN FREQUENCY RESPONSE AND SETTLING TIME OF

OPTICAL COMMUNICATIONS , HIGH-POWER LONG-LIVED DOUBLED HETEROSTRUCTURE LED'S FOR

OPTICAL COMMUNICATIONS , HIGH-POWER LONG-LIVED DOUBLED HETEROSTRUCTURE LED'S FOR

OPTICAL LITHOGRAPHY , POSITIVE

OPTICALLITHOGRAPHY , POSITIVE

OPTICAL LITHOGRAPHY , POSITIVE

OPTICALLITHOGRAPHY , POSITIVE

OPTICALLITHOGRAP
                          11233
                                                                                                                                                                       POWER
                       11483
11464
11565
                         11434
                          11473
                          11190
                          1523
                         1498
11515
11517
                          11472
                          11522
                       11562
11561
11053
11661
11719
                             11614
                       11328
11255
11375
11391
11479
11669
                            11439
                          11049
                            11170
                            11626
                             11653
                             11554
                          11438
11398
```

多次,我们就是这种是一个人,我们就是这个人,我们就是这个人,我们就是这个人,我们就是这个人,我们就是这个人,我们也是这个人,我们也是这个人,我们也是这个人,我们也是这个人,我们也会会会会会会会会会,我们也会会会会会会会的,

```
RAC LIBRARY DOCUMENT TITLE -- KEY HORD IN CONTEXT REPORT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                (1976 ACCESSIONS ONLY)
DOC-ACC#
                                                                        OXIGEN AND GOLD ON SILICON POWER-DEVICES .EFFECTS OF OXYGEN IMPROVES DEVICES .POLYSILICON LAYER DOPED WITH DAYER ION IMPLEMENTATION ON SILICON-DIOXIDE INTERFACE PROPERTIES .EFFECT
             11636
             11269
             11643
                                                                      PACEMAKER SPACE AGE SPIN-OFF TO ACHIEVE RELIABILITY AND LONG LIFE , WICROCIRCUIT PACKAGE HERMETIC SEALING - PROCESS CONTROL IS ANSWER, HOW TO ACHIEVE AND MAINTAIN HIGH YIELDS IN HYBRID PACKAGE LEADS, METALLURGICAL ANALYSIS OF STRESS-CORROSION CRACKING OF KOVAR PACKAGES AND ASSEMBLY TECHNIQUES, MICROCIRCUIT PACKAGES AND FILM RESISTORS FOR HYBRID MICROCIRCUITS PACKAGES AND HERMETICALLY SEALED-IN CONTAMINANTS, IC PACKAGES, ACCURATE WETALLIZATION CAPACITANCES FOR IC'S AND PACKAGES, LESION OF FLEXIBILITY OF GLASS WALLED MICROCIRCUITS PACKAGES, CEVALUATION OF LEAD FINISHES FOR MICROCIRCUIT PACKAGES, MEASUREMENT AND CONTROL OF ATMOSPHERE IN HERMETICALLY SEALED SEMICONDUCTOR PACKAGES, RELIABILITY EVALUATION OF HERMETIC IC'S IN PLASTIC PACKAGES, THERMAL RESISTANCE OF MICROCLECTRONIC PACKAGES, THERMAL RESISTANCE OF MICROCLECTRONIC PACKAGING AND PRODUCTION CONFERENCE, 1969 PROCEEDINGS OF TECHNICAL PROGRAM - NATIONAL PACKAGING AND PRODUCTION CONFERENCE, PROCEEDINGS OF TECHNICAL PROGRAM - 1975 NATIONAL
            11692
               11603
               11378
             11260
11458
11124
             11148
                11602
                11358
             11600
             11428
               11234
                                                                         PACKAGING AND PRODUCTION CONFERENCE , PROCEEDINGS OF TECHNICAL PROGRAM - 1975 NATIONAL ELECTRONIC
             11687
                                                                      ELECTRONIC

PACKAGING AS SEEN BY HYBRID CIRCUIT MANUFACTURER ,FRUSTRATIONS OF LOW COST PACKAGING SYSTEM AS APPLIED TO ALL APPLICATIONS DIGITAL COMPUTER ,UNIVERSAL PACKAGING ,BEAM-LEA. ED INIERCONNECT
PACKAGING ,GOMPLEX BEAM-LEADED LOGIC AND WEMORY ARRAYS FOR EFFICIENT HYBRID PACKAGING ,INTEGRAL LED DISPLAY AND DRIVE CIRCUIT
PACKAGING ,INTEGRAL LED DISPLAY AND DRIVE CIRCUIT
PACKET HADIO COMMUNICATIONS
PAPERS ,1973 SYMPOSIUM ON SEMICONDUCTOR MEMORY TESTING - DIGEST OF FECHNICAL PAPERS ,1975 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS ,1975 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS ,COVERNMENT MICROCIRCUIT APPLICATIONS DIGEST OF PARALLEL INPUT DELAY LINE ARCHITECTURE ,RAZORBACK COD - HIGH-PERFORMANCE PARAMETERS FOR BEAM-LEAD BOIDING ,CHARACTERIZATION OF THERMICOMPRESSING BONDING PARAMETERS, FINE-LINE SCREEN PRINTING YIELDS AS FUNCTION OF PHYSICAL DESIGN OF PARASITIC BIPOLAR ACTION IN IGFET DEVICE ,RELIABILITY IMPLICATIONS OF HOT ELECTRON GENERATION AND PARASITIC MOS FORMATION MECHANISM IN PLASTIC ENCAPSULATED MOS DEVICES ,STUDY OF PARASITICS IN IC'S BY DIELECTRIC ISOLATION ,MINIMIZATION OF PARASITICS IN IC'S BY DIELECTRIC ISOLATION ,MINIMIZATION OF PARATIRELIABILITY ,DORMANCY AND POMER ON-OFF CYCLING EFFECTS ON ELECTRONIC EQUIPMENT AND
               11601
             11126
             11125
             11610
11612
             11707
                 1518
               11123
             11068
11605
11587
11722
               11742
               11649
               11233
                                                                         PARTICLES AND COATING MATERIALS .HYBRID TECHNOLOGY LOOSE PARTICULAR REFERENCE TO COST AND RELIABILITY-VOL-I,STUDY OF MILITARY ELECTRONICS
             11460
               11419
                                                                                                                 n ITH
                                                                        PARTS - LABORATORY METHODS .FAILURE ANALYSIS OF ELECTROMIC
PARYLENE AS PROTECTIVE SYSTEM FOR MICROCIRCUITY .TEST OF
PASSIVATION CONTINUES ON SILIONN DEVICES
PASSIVATION DEFECT STUDY .INDUCED
PASSIVATION RELIABILITY STUDY .POLYTWIDE
PASSIVATION .TITANIMA NITROXIDE BURIED-LAYER THIN-FILM
PAST RELIABILITY EXPERIENCE AND FUTURE PREDICTIONS .NOS LSI FOR AEROSPACE COMPUTERS
               11231
             11442
                11706
                11450
                11743
                11569
               11685
                                                                      PASTES BY AEIGHT CALIBRATION OF THICK-FILM RESISTOR
PATHWAYS AND PITFALLS IN DEVICE LITHOGRAPHY
PC-CARDS ASSEMBLIES TESTERS - COMPONENTS IC/S
PERFORMANCE FROM LASER SYSTEMS METHOD OF OSTAINING OPTIAUM IRIUMING
PERFORMANCE IN CAOS AND MICROPROCESSOR SYSTEMS USING BIPOLAR LOGIC TO IMPROVE
PERFORMANCE IN CAOS AND MICROPROCESSOR SYSTEMS OF DEVELOPMENT OF THE PROPERTY 
             11586
11536
11633
                11614
                11509
             11060
                11683
             11368
11550
11598
11593
                 11056
             11741
11137
11137
               11271
             11399
                                                                       OF
PHOTOELECTRON SPECIHOSCOPY , SODIUM-IONS AT DEFECT SITES AT SILICON-DIOXIDE SILICON INTERFACES
AS DETERMINED BY X-RAY
PHOTOFORMED PLATED CONDUCTORS , MULTICHIP IC MEMORY WITH
PHOTOFORMED PLATED CONDUCTORS , MULTICHIP IC MEMORY WITH
PHOTOLITHOGRAPHY IN IC MASK METROLOGY
PHOTOMASKING PROCESS , TECHWOLOGICAL IMPLICATIONS IN
PHOTORESIST , SURFACE DESORPTION OF GASES FROM
PHOTORESPONSE MAPPING OF SEMICONDUCTOR DEVICES , HIGH RESOLUTION SYSTEM FOR
PHOTOSENSOR ARRAYS , INTERGRATED MONOLITHIC
PHOTOYOLTAGE DEFECTION OF DEFECTS IN SILICON MAFERS , SCANNED SURFACE
PHYSICAL DESIGN PARAMETERS , FINE-LINE SCREEN PRINTING YIELDS AS FUNCTION OF
PHYSICAL DESIGN PUTS IT ALL TOGETHER , L5
PHYSICAL PROPERTIES OF THICK SPUTTER-DEPOSITED GLASS FILMS
             11437
                11 386
               11388
            11298
11485
11258
11454
11587
                11656
```

```
RAC LIBRARY DOCUMENT TITLE -- KEY WURD IN CONTEXT REPORT
                                                                                                                                                                                                                                                                                                                                                                                                 (1976 ACCESSIONS ONLY)
DOC-ACC#
                                                                PHYSICS PROCEEDINGS .1975-13TH ANNUAL RELIABILITY PHYSICS TECHNIQUES .STUDY OF APPROACHES FOR IMPROVING PRODUCT RELIABILITY THROUGH
            11433
            11500
                                                                                                     RELIABILITY
                                                               PHYSICS, 1973-14TH ANNUAL PROCESSINGS RELIABILITY
PIONEERED TECHNOLOGY CMOS - RCA'S THRUST IN DIGITAL LOGIC, MOS - RCA
PITFALLS IN DEVICE LITHOGRAPHY, PATHWAYS AND
PITFALLS IN FAST RAMP C-V MEASUREMENTS, SOME
PLAN FOR THICK-FILM PROCESS, PRACTICAL CONTROL
PLANAR P-N JUNCTIONS, SIMPLE ETCH CONTOUR FOR NEAR IDEAL BREAKDOWN VOLTAGE IN PLANE
            11718
            11 663
            11536
               1604
            11549
                                                                 PLANE AND PLANAR P-N JUNCTIONS , SIMPLE ETCH CONTOUR FOR NEAR IDEAL BREAKDOWN VOLTAGE
            11549
                                                               PLANER DIFFUSION SOURCES
PLANNING AND ANALYZING ACCELERATED TESTS , METHODS FOR
PLASMA CLEANING OF METAL SURFACES
PLASMA ETCHING FOR SEMICONDUCTOR APPLICATIONS , CHARACTERIZATION OF
PLASTIC AND CERAMIC IC'S HITH THERMAL-SHOCK PRECONDITIONING , EXTENDED TEMPERATURE
CYCLING OF
PLASTIC PROPERTY AND DESCRIPTION OF DAMAGE TO PROPERTY OF THE PROPERTY OF 
            11354
11301
             11424
11538
              11745
                                                              CYCLING OF
PLASTIC ENCAPSULATED MOS DEVICES ,STUDY OF PARASITIC MOS FORMATION MECHANISM IN
PLASTIC PACKAGES, RELIABILITY EVALUATION OF HERMETIC IC'S IN
PLASTIC PACKAGES, RELIABILITY EVALUATION OF HERMETIC IC'S IN
PLATING - EFFECT OF DESIGN SPECIFICATION, GOLD
PLATING - EFFECT OF DESIGN SPECIFICATION, GOLD
PLL - VERSATILE BUILDING BLOCK FOR MICRO-POWER DIGITAL AND ANALOG APPLICATIONS, CMOS
PLL SYSTEM FOR DATA COMMUNICATIONS, PRECISION
PMOS COMPUTER DESIGN, SURVIVABLE
PNP TRANSISTORS, HIGH SLEM RATE MONOLITHIC OP-AMP USING COMPATIBLE COMPLEMENTARY
POLARIZATION AND CHARGE MOTION IN METAL ALUMINA SILICON-DIOXIDE SILICON
POLARIZATION EFFECTS IN DIELECTRICS OF MSI AND LSI DEVICES, CHARGE TRANSPORT AND
POLYCRYSTALLINE SILICON ISOLATION FOR IC'S
POLYIMIDE PASSIVATION RELIABILITY STUDY
POLYMER COATING FOR NON-LIDDED HYBRID MICROCIRCUITS, CONFORMAL
              11742
              11179
               11493
                11240
              11674
               11512
              11362
               11402
               11637
                11743
                                                                POLYMER COATING FOR NON-LIDDED HYBRID MICROCIRCUITS ,CONFORMAL
POLYMER ENCAPSULANTS ,THERMALLY STIMULATED DISCHARGE EFFECTS IN
POLYMER MATERIALS AS PROTECTIVE COATINGS ON HYBRID MICROCIRCUITS ,APPROACH FOR EVALUATING
POLYMERIC MATERIALS USED IN MICROELECTRONIC DEVICE BONDING ,CHARACTERIZATION OF
POLYMERS USED IN MANUFACTURE OF HYBRID CIRCUITS ,SELECTION AND CONTROLS OF
POLYSILICON ELECTRODES , IMPROVED DIELECTRIC RELIABILITY OF SILICON-DIOXIDE FILMS
              11595
11744
11642
              11609
               11594
               11427
                                                               POLYSILICON ELECTRODES, IMPROVED DIELECTRIC RELIABILITY OF SILICON-DIOXIDE FILMS
WITH
POLYSILICON FILMS "DEFORMATION OCCURING DURING DEPOSITION OF
POLYSILICON FUSE RELIABILITY
POLYSILICON GATES AND UNDOPED POLYSILICON INTERELECTRODE ISOLATION "EFFECTS OF RADIATION
ON BURRIED-CHANNEL CCD'S WITH DOPED
POLYSILICON INTERELECTRODE ISOLATION "EFFECTS OF RADIATION ON BURRIED-CHANNEL CCD'S
WITH DOPED POLYSILICON GATES AND UNDOPED
POLYSILICON LAYER DOPED WITH OXYGEN IMPROVES DEVICES
POLYSILICON LECTRONIC PROPERTIES OF UNDOPED
POSITIVE OPTICAL LITHOGRAPHY
POSTDEPOSITION ANNEALING TREATMENTS ON CHARGE TRAPPING IN CVD-ALUMINA FILMS ON SILICON
"EFFECTS OF
POSTMORTEM TESTS "REMOVAL OF HYBRID MICROCIRCUIT BEAM-LEAD DEVICES FOR
POTENTIAL EQUILIBRATION METHOD OF SETTING CHARGE IN CCD'S "SURFACE"
POTENTIAL EQUILIBRATION METHOD OF SETTING CHARGE IN CCD'S "SURFACE"
POTENTIAL SPECTROSCOPY "INVESTIGATION OF SURFACE OXIDE LAYERS BY X-RAY APPEARANCE
POTENTIALS ON IC'S AT HIGH-FREQUENCIES "ITH SEM "GUANTITATIVE DETERMINATION OF SURFACE
POMER DIGITAL DISPLAYS "LIQUID CRYSTALS AND CMOS OFFER MINIMAL
POMER FET MITH NEW DIFUSSED GATE STRUCTURE "5000-CHANNEL
POMER HYBRID MICROCIRCUITS FOR HIGH RELIABILITY APPLICATIONS "DESIGN OF
POMER ON-OFF CYCLING EFFECTS ON ELECTRONIC EQUIPMENT AND PART RELIABILITY "DORMANCY
AND
POWER TRANSEDRMATION TO MODEL VIELD OF IC'S AS EMPCTION OF ACTIVE CIRCUIT AREA "USE
              11417
             11737
              11679
              .11269
             11265
11053
11641
                11592
                11232
                11628
              11653
11541
11671
                11547
                11497
                11129
                11233
               11543
                                                                    POWER TRANSFORMATION TO MODEL YIELD OF IC'S AS FUNCTION OF ACTIVE CIRCUIT AREA , USE
                                                                   POWERFUL CONTROL TOOL FOR THICK-FILM PROCESS DESPOSITION WEIGHT -
POWERING ELECTROMIGRATION FAILURE IN ALUMINUM THIN-FILMS UNDER CONSTANT AND REVERSED
DC
               11607
                11103
                                                                  DC
DC
POMER-DEVICES , EFFECTS OF OXYGEN AND OOLD ON SILICON
POMER-TRANSISTOR , MICROMAVE HIGH-VOLTAGE BIPOLAR
POMER-TRANSISTORS, COMPUTER MODEL FOR LATERAL THERMAL INSTABILITIES IN
9OMER-TRANSISTORS, METALIZATION SYSTEM FOR MICROWAVE AND UNF
POMER-TRANSISTORS, TRENDS IN MICROWAVE
PRACTICAL QUALITY CONTROL PLAN FOR THICK-FILM PROCESS
PRACTICE OF MOS PROCESSING TECHNIQUES , THEORY AND
PRATICAL ASPECTS IN DETERMINATION OF THICK-FILM CONDUCTOR RESISTOR SYSTEM USEFUL
TIT 6-GHZ
                11636
11545
               11566
11367
11382
                 11604
                 11363
                 11574
                                                                  PRATICAL ASPECTS IN DETERMINATION OF THICK-FILM CONDUCTOR RESISTOR STATEM CAPPUL TO 6-CHZ
TO 6-CHZ
PRATICAL REMARKS ON DESIGN OF EXPERIMENTAL SYSTEMS FOR EXPITAXIAL GROWTH OF SI GE
AND SI-CE SOME
PRECISION AND REPEATABILITY WITH RELEVANCE TO ELECTRICAL TESTING OF MICROCIRCUITS
MEASUREMENT ACCURACY
PRECISION VIL SYSTEM FOR DATA COMMUNICATIONS
PRECOMDITIONING EXTENDED TEMPERATURE CYCLING OF PLASTIC AND CERAMIC IC'S WITH THERMAL-SHOCK
PREDICTING RELIABILITY OF SYSTEMS USING COMPLEX MGS LSI DEVICES IN AUTOMOTIVE APPLICATION
                11327
                11616
                 11512
                11745
                 11693
```

```
RAC LIBRARY DOCUMENT TITLS -- KEY WORD IN CONTEXT REPORT
                                                                                                                                                                                                                                                                              (1976 ACCESSIONS ONLY)
DOC-ACC#
                                           PREDICTIONS .MOS LSI FOR AEROSPACE COMPUTERS - PASI RELIABILITY EXPERIENCE AND FUTURE PREPARATION OF SUBSTRATES WITH BUAPS FOR FACE-DURN BORDING OF HYBRID COMPONENTS PRESENT AND FUTURE .IL - PRESENT FOR JCHERAL ELECTRIC AFROSPACE ELECTRONIC SYSTEMS DEPARTMENT SEMICONDUCTOR PRESENT-DAY STATUS OF ACCLUMATED TESTING OF IC'S PRESSURE - FORGULAS FOR JCHERATED TESTING OF IC'S PRESSURE - FORGULAS FOR JCHERATED AND DESIGN .RECTANGULAR FLAI-DACK LIDS UNDER EXTERNAL PRINTED MIRITGO BOARDS .TECHNOLOGY AND FABRICATION SUPPORT FOR THICK-FILA MICROELECTRONICS AND
        11685
        11239
11228
11273
        11194
         11089
        11440
         11302
                                                                      AND
                                          PRINTING YIELDS AS FUNCTION OF PHYSICAL DESIGN PARAMETERS FINE-LINE SCREEN
PRINTING SCREEN - ESSENTIAL TOOL FOR THICK-FILM
PROBE FLECTRICAL CONTACT THROUGH SILICON-DIOXIDE OVERLAY BY ULTRASONIC
PROBLEMS IN APPLICATION OF ALUMINUM ELECTRONIGRATION FAILURE STUDIES PRACTICAL
PROBLEMS IN GALLIUM-ARSENIOF, INVESTIGATION OF TECHNOLOGICAL
PROBLEMS IN THIR-FILM NETHORKS DETECTION AND CORRECTION OF MATERIALS AND PROCESSES
PROBLEMS IN USING SURFACE ANALYSIS TECHNIQUES FOR DEPTH PROFILING OF MICROELECTRONIC
       11587
11583
11479
         11349
         11709
         11241
        117:44
                                            PROBLEMS OF CONDUCTION HEAT FLOW IN SOLID-SLATE DEVICES , CTRUMP - ITS DEVELOPMENT
AND USE IN SOLUTION OF
PROCEEDINGS 1975 ANNUAL RELIABILITY AND MAINTAINABILITY SYMPOSIUM
PROCEEDINGS OF TECHNICAL PRIGRAM - MATINAL ELECTRONIC PACKAGING AND PRODUCTION CONFERENCE
        11227
       11689
        11234
                                            PROCEEDINGS OF TECHNICAL PROGRAM - 1975 MATIONAL ELECTRONIC PACKAGING AND PRODUCTION CONFERENCE
PROCEEDINGS ,1975-13TH ANNUAL RELIABILITY PHYSICS
PROCEESINGS RELIABILITY PHYSICS ,1976-14TH ANNUAL
        11637
        11433
11718
                                            PROCESSOR SERIAL AMALOS
PROCESSORS COD SIGNAL
PRODUCT RELIABILITY THROUGH RELIABILITY PHYSICS TECHNIQUES STUDY OF APPROACHES FOR
       11065
         11395
         11500
                                                                        IMPROVING
                                            PRODUCTION CONFERENCE ,1969 PROCEEDINGS OF TECHNICAL PROGRAM - NATIONAL ELECTRONIC PACKAGING AND
         11234
                                            PRODUCTION CONFERENCE , PROCEEDINGS OF TECHNICAL PROGRAM - 1975 MATIONAL ELECTRONIC PACKAGING AND
         11687
                                         PRODUCTION CONFERENCE ,PROCEEDINGS OF TECHNICAL PROGRAM - 1975 MATIONAL ELECTRONIC PACKAGING AND PAC
        11371
        11597
         11147
         11701
         11383
         11683
         11439
         11544
         11160
         11475
        11687
         11234
         11296
         11510
        11482
         11159
         11735
         11739
                                           11101
11738
11735
         11182
         11058
        11733
         11676
         11455
         11259
         11642
                                            AS
PROTECTION SYSTEM FOR MICROCINCUITY, A LEST OF PARYLENE AS A
PROTOTYPE MACHINE "FABRICATION OF VIDEO
PROTOTYPE "THICK-FILM HYBRID ELECTRONIC WATCH
P-CHANNEL RANDOM ACCESS 1024-FIT MEMORY MADE WITH ELECTRON LITHOGRAPHY "HIGH-SPEED
P-CHANNEL REMRITABLE AVALANCHE MUJECTION DEVICE OPERATION AND DEGRADATION MECHANISMS
P-CHANNEL SILICOM-GATE IC TECHNOLOGY
P-N JUNCTIONS "SIMPLE ETCH CONTOUR FOR MEAR IDEAL BREAKDOWN VOLTAGE IN PLANE AND PLANAR"
         11442
         11203
         11611
         11267
         11434
         11552
         11549
                                                                       PLANAR
                                             P-N JUNCTIONS , THERMALLY STIMULATED MEASUREMENTS - CHARACTERIZATION OF DEFECTS IN SILION
         11680
```

后,我们是一个时间,我们是一个时间,我们是一个时间,我们是一个时间,我们是一个时间,我们是一个时间,我们是一个时间,我们是一个时间,我们是一个时间,我们是一个时间,他们是一个时间,我们是一个时间

```
RAC LIBRARY DOCUMENT TITLE -- KEY MORD IN CONTEXT REPORT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                        (1976 ACCESSIONS ONLY)
DOC-ACC#
                                                                        PULSE BONDING , MECHANICAL THERMAL
PULSE TESTING CF IC'S , HIGH-POWER
PULSED-POWER BURNOUT OF IC'S
PULSES ON HYBRID CIRCUIT MATERIALS , EFFECTS OF HIGH EHERGY
PULSES , DEGRADATION OF MONDLITHIC SEMICONDUCTOR DEVICES BY HIGH-AMPLITUDE CURRENT
PURPOSE COMPUTER FOR SATELLITE APPLICATIONS , GENERAL
PULS IT ALL TOGETHER , L5 PHYSICAL DESIGN
OUALIFICATION REQUIREMENTS FOR THICK-FILM NETWORKS
OUALIFY CONTROL SYSTEM FOR HYBRID MICROELECTRONIC ASSEMBLIES , SPOT IN-LINE
QUALITY EVALUATION SYSTEM , AUTOMATIC DIELECTRIC
QUALITY MEASURE FOR LSI COMPONENTS
OUALITY SILICON-DIOXIDE FOR IC'S , HIGH
QUANTITATIVE DETERMINATION OF SURFACE POTENTIALS ON IC'S AT HIGH-FREQUENCIES WITH
SEM
QUESTION , EPOXY VS EUTECTIC BONDING - STICKY
              11589
               11684
              .11295
               11127
               11222
               11128
                11647
                11608
                 11480
                11373
               11051
                                                                           OUESTION , EPPCXY VS EUTECTIC BONDING - STICKY
RAC MICROCIRCUIT MIRE BOND RELIABILITY REPORT , RE-APPRAISAL OF
RADAR APPLICATIONS , HYBRID INTEGRATED FERRITE PHASE-SHIFTER DRIVER FOR PHASED ARRAY
RADAR , MEMORIES FOR
RADIAC COUNTER CIRCUIT , NUCLEAR RADIATION EFFECTS ON HCA ECON LSI
RADIATION CHARACTERISTICS OF HARDENED DIGITAL IC FAMILY
RADIATION EFFECTS ON RCA ECON LSI RADIAC COUNTER CIRCUIT , NUCLEAR
RADIATION EFFECTS ON SEMICONDUCTOR DEVICES
RADIATION HAD DEVICE SPECS SECTS AND FAILACLES OF
                11162
                11415
11678
                 11131
                 11678
                 11369
                                                                            RADIATION HARD DEVICE SPECS FACTS AND FALLACIES OF RADIATION HARDENED CHOS IC'S TOTAL-DOSE RADIATION HARDENED HIS DEVICES AND IC'S INVESTIGATION OF SOS PROCESSES FOR FABRICATION
                11223
                 11699
                 11496
                                                                          OF
RADIATION HARDENED MIS IC'S , INVESTIGATION OF THIN-FILM SILICON PROCESS FOR
RADIATION HARDENED MIS INPUT/OUTPUT SUBSYSTEM DEVELOPMENT
RADIATION HARDENES , CMCS OPTIMIZATION FOR
RADIATION ON BURRIED-CHANNEL CCD'S WITH COPED POLYSILICON GATES AND UNDOPED POLYSILICON
INTERELECTRODE ISOLATION , EFFECTS OF
RADIATION RESISTANCE OF CMCS CIRCUITS MADE AITH ALUMINA SILICON-DIOXIDE GATE DIELECTRICS
RADIATION RESISTANT CMCS SOS CIRCUITRY
RADIATION SCREENING OF MICROCIRCUITS FOR LONG LIFE APPLICATIONS , ELECTROMAGNETIC
RADIATION TOLERANT GATED VIDED AMPLIFIER
RADIATION , SURFACE CLEANING BY ULTRAVIOLET
RADIATION-EFFECTS ON SEMICONDUCTOR DEVICES , X-RAY
RADIO COMMUNICATIONS , PACKET
RADIOGRAPHIC INSPECTION OF CERAMIC CHIP CAPACITORS FOR DELAMINATIONS AND VOIDS , NON-DESTRUCTIVE
RAM TESTING , BIPOLAR ECL AND TT!.
RAM USING AVALANCHE-TUNNEL INJECTION , 1024-BIT MNOS
RAM USING SEM STROBOSCOPIC TECHNIQUES , INTERNAL MAVEFORM MEASUREMENTS OF MOS 3-TRANSISTOR
DYNAMIC
                11416
                11206
                 11679
                11134
                11520
                11133
                11467
                11732
                  11059
                  11542
                                                                          RAM USING SEM STROBOSCOPIC TECHNIQUES, INTERNAL MAVEFORM MEAGUREMENTS OF MUS 3-TRANSISTI

DYNAMIC

RAM WITH MORMALLY-OFF-TYPE SCHOTTKY BARRIER FET'S, STATIC

RAM, 1280-BIT MIGH-SPEED ECL COMPATIBLE

RAM, 4096-BIT HIGH-SPEED ECL COMPATIBLE

RAM, CCD LINE ADDRESSABLE

RAMP A/D-CONVERTERS, APPLICATIONS OF DUAL

RAMP C-V MEASUREMENTS, SOME PITFAILS IN FAST

RAM'S, DIAGNOSTIC TESTING OF MOS

RAM'S, SEMICONDUCTOR

RANDOM ACCESS 1024-BIT WEMORY MADE WITH ELECTRON LITHOGRAPHY, HIGH-SPEED P-CHANNEL

RAZE MONOLITHIC OP-AMP USING COMPATIBLE COMPLEMENTARY PNP TRANSISTORS, HIGH SLEN

RAZCRBACK CCD - HIGH-PERFORMANCE PARALLEL INPUT DELAY LINE ARCHITECTURE

RCA CMOS TECHNOLOGY

RCA ECOM LSI RADIAC COUNTERL CIRCUIT, NUCLEAR RADIATION EFFSCTS ON

RCA PIONERED TECHNOLOGY CMOS - RCA'S THRUST IN DIGITAL LOGIC, MOS -

RCA'S THRUST IN OIGITAL LOGIC, MOS - RCA PIONEERED TECHNOLOGY CMOS -

RCA'S THRUST IN OIGITAL LOGIC, MOS - RCA PIONEERED TECHNOLOGY CMOS -

RCECIVERS USING IIL TECHNIQUES, VERTICAL SYNCHRONIZING CIRCUIT FOR TV

RECEIVERS USING IIL TECHNIQUES, VERTICAL SYNCHRONIZING CIRCUIT FOR TV

RECEIVERS OF IN MONOLITHIC OP-AMP DESIGN

RECENT ADVANCES IN MONOLITHIC OP-AMP DESIGN

RECONMENDATION METHOD-1012 - THERMAL CHARACTERISTICS FOR MIL-STD-883, NEW

RECOMMENDATION METHOD-1012 - THERMAL CHARACTERISTICS FOR MIL-STD-883, NEW

RECOMMENDATION METHOD-1012 - THERMAL CHARACTERISTICS FOR SCREENING AND DESIGN

RECONMENDATION METHOD-1012 - THERMAL CHARACTERISTICS FOR SCREENING AND DESIGN

RECONMENDATION METHOD-1012 - THERMAL CHARACTERISTICS FOR FORMULAS FOR SCREENING AND DESIGN

RECONMENDATION METHOD-1012 - THERMAL CHARACTERISTICS FOR FORMULAS FOR SCREENING AND DESIGN

RECONMENDATION DEFICE EXTERNAL PRESSURE - FORMULAS FOR SCREENING AND DESIGN

RECONMENDATION FOR THANSISTORS

REPERENCE TO COST AND RELIABILITY-VOL-1, STUDY OF MILITARY ELECTRONICS WITH PARTICULAR

REFILL TECHNIQUES AND DECAL AIR ISOLATION , ISOLATION TECHNIQUES FOR FABRICATING IC'S

- DIELECTRIC

REFLECTION FOR CHARACTERIZATION OF ELECTRONIC FILMS, ATTENUATED TOTAL INFRARED
                                                                                                                          DYNAMIC
                11079
11144
11057
                  11432
                  11516
                 11400
                   11084
                    11267
                  11523
                 11068
11662
11678
                   11663
                   11663
                 11075
                   11537
                  11190
                   11390
                 11429
11440
11069
                   11470
11419
                   11401
                                                                             REFILL TECHNIQUES AND DECAL AIR ISOLATION, ISOLATION TECHNIQUES FOR FABRICATING IC'S

- DIELECTRIC

REFLECTION FOR CHARACTERIZATION OF ELECTRONIC FILMS, ATTEMBATED TOTAL INFRARED INTERNAL REGIONS ON ELECTRICAL CONDUCTIVITY OF EXTRINSIC SEMICONDUCTOR FILMS, EFFECT OF SURFACE REGIONS, DIELECTRON BEAM TECHNIQUES IN IC TECHNOLOGY, SEM AND RELATED ELECTRON BEAM TECHNIQUES IN IC TECHNOLOGY, SEM AND RELATIONSHIP BETWEEN FREQUENCY RESPONSE AND SETILING TIME OF OP-AMPS REIATIONSHIPS IN SOLAR INTERCONNECTIONS, TIME-DEPENDENT RELEVANCE TO ELECTRICAL TESTING OF MICROCIRCUITS, MEASUREMENT ACCURACY PRECISION AND REPEATABILITY WITH

RELIABILITY-VOL-1,STUDY OF MILITARY ELECTRONICS WITH PARTICULAR REFERENCE TO COST
                 11622
11320
                   11629
                 11381
11522
11618
                   11616
                   11419
```

,然后是这种,我们就是这种,我们是这种,我们就是这种,我们就是这种,我们就是这种,我们就是这种,我们就是这种,我们就是这种,我们就是这种,我们是这种的,我们就是 第一章

```
RAC LIBRARY LOCUMENT TITLE - KEY WORD IN CONTEXT REPORT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   (1976 ACCESSIONS ONLY)
DOC-ACC
                           11548
                                                                                                                                       RELIABLE HIGH-VOLTAGE TRANSISTORS ,HIGHLY FELIABILITY CRITERITH USER VIEN-POINT ,ALUMINA SUBSTRATES REMARKS ON DESIGN OF EXPERIMENTAL SYSTEMS FOR EXPITAXIAL GROWN OF 51 GE AND SI-GE
                           11243
                           11327
                                                                                                                                                                                                                                 SOME PRATICAL
                                                                                                                                         PENELTING OF CRYSTALS IN GLASS FOR MATTEN NO MOLENDA OF STATE OF THE PROPERTY 
                           11090
                           11592
                           11399
                                                                                                                                       REPAIRS TO COMPLEX HYBRID CIRCUITS - THEIR EFFECT ON HELIABILITY
REPEATABILITY WITH HELEVANCE TO ELECTRICAL TESTING OF MICROCIRCUITS , MEASUR. MENT
ACCURACY PRECISION AND
                           11459
                           11616
                                                                                                                                 ACCURACY PRECISION AND

REPORT ON MICHROWS-LINK PROW RELIABILITY STUDIES PROCRESS

REPORT ON MICHROWS-LINK PROW RELIABILITY STUDIES PROCRESS

REPORT RE-APPRAISAL OF RAC MICHOCHROUIT WHER BOND & LIBBILITY

REPROGRAMMABLE FILTER BANK USING COD DISCRETE ANALOG SIGNAL PROCESSING

REPROGRAMMABLE HOW-VOLATILE SEVICONOUTOR FROM A THE METAL WITH DE WOLLOW OXIDE

SILION STRUCTURE RELECTRICALLY

REPROGRAMMABLE ROW JEVICE ATONS - SLECTRICALLY

REQUIREMENTS FOR THICK-FILA WETWERS, JOALIFICATION

RE-APPRAISAL OF RAC MICHOCHROUIT WIRE BOND RELIABILITY PORT

MESSARCH AND RELIABILITY AND PROCESS

RESIDUAL FOR COM TRANSFOR USING THE MICHOCHROUIT OF CHARTE

RESISTANCE AFTER BURN-THE SLEWHING RELIABILITY OF THICK-FILM AND THICK GOLD

CHARGES IN STRENGTH AND

RESISTANCE OF CONS CIRCUITS MADE WITH ALU HAS SILICON-DIOXIDE GATE DIRLECTRICS

RESISTANCE OF CONS CIRCUITS MADE WITH ALU HAS SILICON-DIOXIDE GATE DIRLECTRICS

REALIZATION
                           11735
                           11162
                           11067
                           11554
                           11281
                           11547
                           11162
                         11646
                             11591
                           11134
                                                                                                                                     RESISTANCE OF THE TOTAL STREETS OF FAILURE STREETS OF THE TOTAL RESISTANCE OF MICROELFCTORIC PACKAGES .THERMAL RESISTANCE OF MICROELFCT OF THE TOTAL STREET STREET STREET STREET STREET STREET OF FAILURE MECHANISM .MICROELFCT OF MECHANISM .MICROEL
                           11428
                             11585
                                                                                                                                   RESISTANCE STRINGS THE TOTAL ASPECTS OF THE TOTAL STRINGS TO TOTAL TOTAL OR COLDINGS OF THE TOTAL ASPECTS OF THE TOTAL ASPECTS OF THE TOTAL OR STRINGS OF THE TOTAL OR 
                         11635
11478
11324
                             11478
                               11446
                           11733
                           11586
                             1:574
                                                                                                                                   CONDUCTOR

RESISTORS FOR MISHAUL CICRCUITS .PACKAGES AND FILM

RESISTORS FOR MISHAUL CICRCUITS .PACKAGES AND FILM

RESISTORS FOR MISHAUL CICRCUITS .PACKAGES AND FILM

RESISTORS PACKAGE CONTROL CONTROL CONTROL CICRCUIT .PACKAGES AND .PACKAGES .PAC
                           11458
                             11580
                           11585
                           11483
                             11573
                           11579
                           11576
                           11485
                           11522
                             11492
                             11585
                         11103
                                                                                                                               REVIEW OF LIMITATIONS OF ALJVINUM THIN-FILMS ON SEMICONDUCTOR DEVICES
REVIEW - BONDING, EDUIP 4ENT
REVOLUTION THROUGH CHOS TECHNOLOGY, TIMER FERNIC
REACHER OF LINEAR IC/S
REMRITABLE NOTE:
REMRITABLE AVALANCE INJECTION DEVICE DERACION AND DEGRADATION MECHANISMS, P-CHARGE
REMRITABLE N-CHARMEL FALOS, DEGRADATION MECHANISMS IN
REMRITABLE N-CHARMEL FALOS, DEGRADATION MECHANISMS IN
REFITABLE N-CHARMEL FALOS, DEGRADATION MECHANISMS IN
REMRITABLE N-CHARMEL FALOS, DEGRADATION MECHANISMS IN
REMRITABLE N-CHARMEL FALOS, DEGRADATION MECHANISMS IN
REMRITABLE N-CHARMER DEVELOPMENT OF HIGH RELIABILITY
RIEBON WIRE VERSOS ADDID WING RELIABILITY FOR HYBEID AICCOCKROUNTS
ROWN DEVICE, ATWOS - ELECTRICALLY REPROGRAMABBLE
ROOM TEMPERATURE INSTABILITIES IN HIGHOROCKROUNTS, N-16801 CHE VERSOS
-100-SURFACES OF SILION, TRANSPORT PROPERTIES OF CONDUCTION ELECTRONS IN N-17PE
INVERSION LAYERS IN
SAPPHIRS BRINGS GUT SEST IN CAOS
SATELLITE APPLICATIONS, GENERAL PURPOSE COMPUTER FCQ
SATELLITIES, USE OF IC/S IN FUTURE
SCAMMED SURFACE PHOTOVOLTAGE DETECTION OF DEFECTS IN SILION WAFERS
SCAMMED SURFACE PHOTOVOLTAGE DETECTION OF DEFECTS IN SILION WAFERS
SCAMMER FOR MOS IMAGE SENGORS, ULTRA HIGH-SPFED CLOCK-PULSELESG
SCAMMER FOR MOS IMAGE SENGORS, ULTRA HIGH-SPFED CLOCK-PULSELESG
SCAMMER FOR BEAM-LEAD DEVICES, AMALYSIS AND JEY-LOPWENT OF THERMO-COMPRESSIONEOND
SCHOTIKY BARRIER FEI'S, STATIC RAW WITH MORWALLY-OFF-TYPE
SCHOTIKY ILL
SCHOTTLY TAMES STORE OF THE THE THE TIME TO THE TYPE SCHOOL TO THE TY TAMES STORE OF THE TYPE SCHOOL TO THE TYPE SCHOOL TO THE TYPE THE TYPE TO THE TYPE SCHOOL TO THE TYPE SCHOOL TO THE TYPE SCHOOL TO THE TYPE SCHOOL TO THE TYPE TO THE
                                                                                                                                         REVIEW OF LIMITATIONS OF ALUMINUM THIN-FILMS ON SEMICONDUCTOR DEVICES
                           11634
                           11668
                           11681
11434
                           11435
                             11677
                           11690
                           11407
                           11697
                             11281
                           11486
                             11697
                           11300
                           11255
                           11128
                           11423
                           11454
                           11047
                         11540
                           11079
                           11468
                                                                                                                                           SCHOTIKY III
                             11073
                                                                                                                                         SCHOTTRY TRANSISTER LOGIC
                                                                                                                                       SCHOTTKY ITL ,LIL-HOWER SCHOOL SONG FABRICATING FOR FABRICATING SCHOTT SON FABRICATING SCHOOL SONG FABRICATING FOR FABRICATING
                           11104
                           11483
```

```
RAC LIBRARY DOCUMENT ITTLE -- KEY WORD IN CONTEXT REPORT
                                                                                                                                                                                        (1976 ACCESSIONS ONLY)
DDC-ACC#
                             SCIENCE , IC RELIABILITY AND MANUFACTURING
SCREEN FOR HIGH-RELIABILITY HYBRID CIRCUITS , ELECTRICAL
SCREEN PRINTING YIELDS AS FUNCTION OF PHYSICAL DESIGN PARAMETERS , FINE-LINE
SCREEN - ESSENTIAL TOOL FOR THICK-FILM PRINTING
      11639
      11620
     11587
      11583
                              SCREENING AND DESIGN . RECTANGULAR FLAT-PACK LIDS UNDER EXTERNAL PRESSURE - FORMULAS
      11440
                              SCREENING METHODS , EVALUATION OF HIGH-TEMPERATURE ACCELERATED LIFE TEST TECHNIQUES
AS EFFECTIVE MICROCIRCUIT
SCREENING OF MICROCIRCUITS FOR LONG LIFE APPLICATIONS , ELECTROMAGNETIC RADIATION
SCREENING PROGRAM EFFECTIVENESS
      11476
      11520
                             SCHEENING PROGRAM EFFECTIVENESS

SCREENING PROGRAMS, ANALYSIS OF ELECTRONIC COMPONENT

SCREENPRINTING THICK-FILM, FECHNOLOGY ASSESSMENT —

SEAL IESTING, INVESTIGATION OF MICROCIRCUIT

SEALED JUNCTION DE ICES, RELIABILITY STUDY OF BEAM-LEAD

SEALED JUNCTION DEVICES, RELIABILITY OF BEAM-LEAD

SEALED JUNCTION, FAILURE MECHANISMS IN GOLD METALIZED

SEALED SEMICONDUCTOR PACKAGES, MEASUREMENT AND CONTROL OF ATMOSPHERE IN HERMETICALLY

SEALED-IN CONTAMINAITS, IC PACKAGES AND HERMETICALLY

SEALING GLASSES WITH EXTENDED THEMMAL CYCLING, DEGRADATION OF BONDING WIRES AND

SEALING PROCESS CONTROL IS ANSWER, HOW TO ACHIEVE AND MAINTAIN HIGH YIELDS IN HYBRID

PACKAGE HERMETIC

SEARCH FOR ALTERNATE MATERIALS, GOLD CONNECTOR CONTACTS - DEVELOPMENT IN
      11160
      11159
      11632
      11224
       11208
      11621
      11385
      11600
      11124
      11443
      11603
                              SEARCH FOR ALTERNATE MATERIALS ,GOLD CO'NECTOR CONTACTS - DEVELOPMENT IN SEEN BY HYBRID CIRCUIT MANUFACTURER ,FRUSTRATIONS OF LOW COST PACKAGING AS SELECTION AND CONTROLS OF POLYMERS USED IN MANUFACTURE OF HYBRID CIRCUITS SELF-ALIGNED ENHANCHMENT DEPLETION MOS IRANSISTORS ,HICH-SPEED LOGIC LSI USING DIFFUSION SELF-QUENCHING TECHNIQUE ,STUDY OF DIELECTRIC BREAKDOWN OF THERMALLY GROWN SILICON-DIOXIDE
       11700
      11601
       11064
       11436
                                                BY
                              SEM AND RELATED ELECTRON BEAM TECHNIQUES IN IC FECHNOLOGY
SEM EVALUATION OF METALLIZATION ON SEMICONDUCTORS
SEM PROCESS CONTROL OF THIN-FILM AND THICK-FILM MICROCIRCUIT MANUFACTURE
SEM STROBOSCOPIC TECHNIQUES ,INTERNAL MAVEFORM MEASUREMENTS OF MOS 3-TRANSISTOR DYNAMIC
       11.381
       11294
       11584
       11542
                                                 RAM USING
                               SEM . QUANTITATIVE DETERMINATION OF SURFACE POTENTIALS ON IC'S AT HIGH-FREQUENCIES
       11541
                                                  HTIL
                               SEMICONDUCTING PROPERTIES OF THIN-FILMS OF SOS AND SPINEL ,COMPARSION OF SEMICONDUCTOR-DEVICE RELIABILITY ,ELEMENTS OF SEMICONDUCTOR-DEVICE RELIABILITY ,ELEMENTS OF SEMSE-AMPLIFIER ,HIGH-SEMSITIVITY CHARGE-TRANSFER SEMSITIVITY FOUND IN THICK-FILM RESISTORS UNDER HIGH-VOLFAGE STRESS AT RESTRICT CONDITION OF NO CURRENI-CARRYING ,RESISTANCE SEMSORS FOR IN-PACKAGE USE BY MICROELECTRONICS INDUSTRY ,MINIATURE MOISTURE SEMSORS FULFRA HIGH-SPEED CLOCK-PULSELESS SCANNER FOR MOS IMAGE
       11364
       11250
       11061
       11585
       11441
       11047
       11065
                                SERIAL ANALOG PROCESSOR
                               SENTAL ANALOG PRICESSON
SESSIONS ON HYBRID FECHNOLOGY INTRODUCTION TUTORIAL
SETTING CHARGE IN CCO'S SURFACE POTENTIAL EQUILIBRATION METHOD OF
SETTLING TIME OF OP-AMPS RELATIONSHIP BETWEEN FREQUENCY RESPONSE AND
SHARED RECURSIVE FILTERS DUAL DIFFERENTIAL ANALOG CCD FOR TIME
SHORTED SEMICONDUCTOR JUNCTIONS UTILIZED AS PROM ELEMENTS ELECTRICALLY
SHORT-TERM IECKNIOUES FOR RELIABILITY MUNITORING OF SILICON IC'S, INVESTIGATION AND
       11456
       11232
       11522
       11069
       11290
                                                  DEVELOPMENT OF
                                SHORTS IN BIPOLAR DEVICES , EMITTER COLLECTOR
SHORTS IN MICROCIRCUITS , MIGRATED GOLD RESISTIVE
SHORTS - CHEMICAL ASPECTS OF FAILURE MECHANISM , MIGRATORY GOLD RESISTANCE
SHRINKS BIPOLAR CELLS FOR FASI DENSE MEMORIES , ISOLATION METHOD
SI GE AND SI-GE , SOME PRATICAL REMARKS ON DESIGN OF EXPERIMENTAL SYSTEMS FOR EXPITAXIAL
       11560
       11447
       11303
        11327
                                                   GROWTH OF
                                SIGNAL PROCESSING, CCD ANALOG
SIGNAL PROCESSING, CCD'S IN ANALOG
SIGNAL PROCESSING, CCD'S MOVE-IN ON MEMORIES AND ANALOG
SIGNAL PROCESSING, CCD'S MOVE-IN ON MEMORIES AND ANALOG
SIGNAL PROCESSING, REPROGRATMARLE FILTER BANK USING CCD DISCRETE ANALOG
        11490
       11703
        11318
        11067
        11395
                                 SIGNAL PROCESSORS . CCD
        11644
                                 SIGNATURES FOR ANALYSIS OF DIGITAL CIRCUITS . INFRARED
        11421
                                 SIGNETICS PROM RELIABILITY
                                SIGNETICS PROM RELIABILITY
SILICA SUBSTRATES, VACUUM DEPOSITED SILICON DEVICES ON FUSED
SILICAN BUTTINGCDITACTS, FAILURE MECHANISM OF VETAL-POLYSILICON DEPED
SILICON CHIPS, MICROSURGERY AS FROL IN AMALYSIS OF LSI
SILICON DEVICES ON FUSED SILICA SUBSTRATES, VACUUM DEPOSITED
SILICON DEVICES, PASSIVATION COATINGS ON
SILICON-DIOXIDE FILES BY FORMATION OF PHOSPHOSILICATE GLASS, COMPLETE MEMOVAL OF
        11277
        11452
        11724
        11271
         11706
        11399
                                                   SODIUM FROM
                                 SILICON FET, STUDY OF CHARGE STORAGE BEHAVIOR IN METAL ALUMINA SILICON-DIOXIDE SILICON IC'S, INVESTIGATION AND DEVELOPMENT OF SHORE-TERM TECHNIQUES FOR RELIABILITY MONITORING OF
        11254
        11290
                                 SILICIN IC'S MANUFACTURING METHODS TECHNIOUES AND AUTHMATED CONTROLS FOR CONTINUOUS EPITAXIAL PROCESSING OF
        11650
        11721
                                 SILICON IC'S ,SIUDY OF SURFACE CHARGE INDUCED INVERSION FAILURE OF JUNCTION ISOLATED
                                                   MONOLITHIC
                                 SILICON IMAGING DEVICE ,512X320-ELEMENT SILICON INTERFACES AS DETERMINED BY X-PAY PHOTOELECTRON SPECTROSCOPY ,SODIUM-IONS AT DEFECT SITES
         11076
         11437
                                                   AT SILION-DIOXIDE
         11637
                                 SILICON ISOLATION FOR IC'S , POLYCRYSTALLINE
```

是是这种种的,我们是是一个人,我们也是一个人,我们们们是一个人,他们也是一个人,我们们的,我们们的一个人,我们们们的一个人,我们们们们们们们们们们们的,我们们们

```
RAC LIBRARY DOCUMENT TITLE -- KEY WORD IN CONTEXT REPORT
DOC-ACC#
                                        SILICON POHER-DEVICES , EFFECTS OF OXYGEN AND COLD ON SILICON PROCESS FOR RADIATION HARDENED VISITO'S , INVESTIGATION OF THIN-FILM SILICON P-N JUNCTIONS , THERMALLY STIMULATED MEASUREMENTS - CHARACTERIZATION OF DIRECTS
       11036
11416
11680
                                         SILICON REGIONS DESCRIPTION OF SILICON SILICON
        11629
        11643
                                                                ON
                                          AT SILICON SILICON-DIOXIDE INTERFACE, MEASUREMENT OF LOW DENSITIES OF SURFACE STATES
        11487
                                         SILION SLICE ANALYSER USING HELIUM-MECH LASER
        11675
                                         SILICON STRUCTURE , ELECTRICALLY REPROGRAMMABLE NON-VOLATILE SEMICHMUCT R MERCHY HITH METAL NITHIDE MOLYBDENUM OXIDE
        11554
                                        METAL NITE TO: MOLYBDENOV OXIDE

SILICON STRUCTURES JONDER MECHANICAL STRESS , ELECTRICAL PROPERTIES OF METAL SILICON-DIGXIDE

SILICON AFERS , SCANNED SURFACE PHOTOVOLTAGE DETECTION OF DEFECTS IV

SILICON , DEVICE IMPLICATIONS OF ION-IMPLANTATION DAMAGE IN

SILICON , EFFECTS OF POSTDEPOSITION ANNEALING TREATMENTS ON CHARGE TRAPPING IN CVD-ALUMIJA

FILMS ON

SILICON , EXCESS NOISE MEASUREMENTS IN ION-IMPLAYTED

SILICON , LONG TERM JEMORY IN JUNCTION DEVICES USING MULTIVALENT TRAPPING IMPURITIES
        11292
        11454
          11641
         11279
         11293
                                                                IN
                                         S'LICON POLARIZATION AND CHARGE MOTION IN METAL ALUMINA SILICON-DIOXIDE
SILICON TRANSPORT PROPERTIES OF COMDUCTION ELECTRONS 13 N-TYPE INVERSION LAYERS
IN -100-SURFACES OF
        11402
        11300
         11436
                                           SILION-DIOXIDE BY SELF-QUENCHING TECHNIQUE STUDY OF DIELECTRIC BREAKDOWN OF THERWALLY
                                                                 GROWN
                                          SILICAN-DIOXIDE CAPACITORS , EFFECTS OF DISLOCATIONS ON PROPERTIES OF METAL SILICAN-DIOXIDE FILMS AITH POLYSILICAN ELECTROS, IMPROVED DIELECTRIC RELIABILITY
        11291
         11427
                                          SILICON-DIOXIDE FOR ICAS ,HIGH QUALITY
SILICON-DIOXIDE GATE DIELECTRICS ,RADIATION RESISTANCE OF CMOS CIRCUITS MADE WITH
        11054
         11134
                                         ALUMINA -

SILICON-DIOXIDE INSULATED MIS DEVICES .LO: TEMPERATURE IRRADIATION EFFECTS IN

SILICON-DIOXIDE INTERFACE PROPERTIES .EFFECT OF OXYGEN ION IMPLEMENTATION ON SILICON

SILICON-DIOXIDE OVERLAY BY ULTRASONIC PROBE .ELECTRICAL CONTACT THROUGH

SILICON-DIOXIDE SILICON FET .STUDY OF CHARGE STORAGE BEHAVIOR IN METAL ALUMINA

SILICON-DIOXIDE SILICON INTERFACES AS DETERMINED BY X-HAY PHOTOELECTRON SPECTROSCOPY .SODIUM-IONS

AT DEFECT SITES AT
         11270
         11643
          11479
          11254
         11437
        11202
                                           SILICON-DIOXIDE SILICON STRUCTURES UNDER MECHANICAL STRESS , ELECTRICAL PROPERTIES
                                           SILICON-DIXIDE SILICON ,POLARIZATION AND CHARGE MOTION ON METAL ALUMINA SILICON-DIXIDE SURFACES BY CONTACT ANGLE MEASURMENTS ,CHARACTERIZATION OF THERMALLY
          11402
         11425
                                                                  GROWN
                                         SILICH-DIDXIDE ,CONTRACT POTENTIAL MFASUMEMENTS ON THIN
SILICH-GATE IC TECHNOLOGY ,N-CHANNEL
SILICH-GATE IC TECHNOLOGY ,P-CHANNEL
SILICH-GATE IC TECHNOLOGY ,P-CHANNEL
SILICH-NITRIDE FILM THICKNESS ON BIPOLAR TRANSISTOR CHARACTERISTICS ,DEPENDENCE
          11628
        11553
11552
          11651
                                          SILICON-ON-SUBSTRATE IC TECHNOLOGY
SILICON-DIOXIDE INTERFACE , MEASUREMENT OF LOW DENSITIES OF SURFACE STATES AT SILICON
SILVER CONDUCTORS , IDTH DEPENDENCE OF ELECTROWIGRATION LIFE IN ALUMINUM-COPPER AL-CU-SI
         11348
         11487
11453
                                         SILVER-PALLADIUM TERMINATION METALLIZATION FOR THICK-FILM RESISTORS , IMPROVED
SIMPLE ETCH CONTOUR FOR NEAR IDEAL BREAKDOWN VOLTAGE IN PLANE AND PLANAR P-N JUNCTIONS
SIMPLIFIED PERIPHERAL CIRCUITS FOR MARGINALLY TESTABLE 4K-RAM
SIMPLIFIES EQUIPMENT DESIGN , CMOS
SINKS , THERMAL PROPERTIES OF ANNULAR AND APRAY GEOMETRY SEMICONDUCTOR DEVICES ON
OTHER DESIGN OF ANNULAR AND APRAY GEOMETRY SEMICONDUCTOR DEVICES ON
         11549
          11056
          11666
          11284
                                         COMPOSITE HEAT

SI-GE ,SOME PRATICAL REMARKS ON DESIGN OF EXPERIMENTAL SYSTEMS FOR EXPITAXIAL GROWTH

DF SI GE AND

SITES AT SILICON-DILYNDE SILICON INTERFACES AS DETERMINED BY X-RAY PHOTOELECTRON SPECTROSCOPY
,SOD [UM-IONS AT DEFECT

SLEW RATE MONOLITHIC OP-AND USING COMPATIBLE COMPLEMENTARY PNP TRANSISTORS ,HIGH
SLICE ANALYSER USING HELIUM-NEGN LASER ,SILICON

SMALL BUMP FLIP-CHIPS ,SEMICONDUCTOR CHIP ATTACHMENT WITH
SDCKET ,LOW PROFILE DOWNLE BEAM IC
SODIUM FROM SILICON-DIOXIDE FILMS BY FORMATION OF PHOSPHOSILICATE GLASS ,COMPLETE
REMOVAL OF
          11327
          11437
          11523
          11675
           11578
          11688
          11399
                                          REMOVAL OF

SODIUM FIGURE DIDATOR FILMS BY FORMATION OF THIS FIRMS CONTROL OF SOLDER OF THE SOLDER SOLDER BUMP FLIP-CHIP FABRICATION USING CIRCUIT LAYOUT

SOLDER BUMP FLIP-CHIP FABRICATION USING CIRCUIT LAYOUT

SOLDER GLASS TECHNOLOGY , ADVANCES IY

SOLDER JOINTS CO'NECTING RICKEL LEADS TO THICK-FILM METALLIZATION ON CEHAMIC SUBSTRATES

INTEGRITY OF
          11437
           11577
           11109
          11619
                                           SOLDER JOINTS CORNECTING RICKEL LEADS TO TRICK-FILM METALLIZATION ON INTEGRITY OF INTEGRITY OF THICK-FILM CIRCUITS , MEASUREMENTS OF SOLDERING TECHNIQUES ,RF HYBRID MICROCIRCUIT SOLID ENCAPSULATED MICROCIRCUITS FOR LONG LIFE APPLICATIONS ,STUDY OF
          11606
           11677
           11191
                                           SOLID-STATE TECHNOLOGY "HIGHLIGHTS - SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS 1975 IEFF INTERNATIONAL SOLID-STATE DEVICES CONTROL OF ELECTROSTATIC DAVAGE TO
          11262
           11518
           11704
```

(1976 ACCESSIONS ONLY)

```
RAC LIBRARY DOCUMENT TITLE -- KEY WORD IN CONTEXT REPORT
                                                                                                                                                                                                                                                                                                                               (1976 ACCESSIONS ONLY)
DOC-ACC#
                                                   TESTING OF IC'S .EVALUATION
TESTING OF IC'S .HIGH-POWER PULSE
TESTING OF IC'S .PRESENT-DAY STATUS OF ACCELERATED
TESTING OF INCOMING DIGITAL DEVICES .AUTOMATIC
TESTING OF LSI ARRAYS FOR SPACE STATION .DESIGN PROCESSING AND
TESTING OF MICROCIRCUITS .MEASUREMENT ACCURACY PRECISION AND REPEATABILITY MITH RELEVANCE
           11694
           11684
           11089
           11157
           11676
                                                    TESTING OF MICROCIRCUITS , MEASUREMENT ACCURACY PRECISION AND REPEATABILITY NOTO ELECTRICAL.

TO ELECTRICAL

TESTING OF MOS RAM'S , DIAGNOSTIC

TESTING - DIGEST OF TECHNICAL PAPERS , 1973 SYMPOSIUM ON SEMICONDUCTOR MEMORY

TESTING TENSILE STRENGTH OF THERMOCOMPRESSION BONDS , TECHNIQUE FOR

TESTING , BIPOLAR ECL AND TIL RAM

TESTING , INVESTIGATION OF MICROCIRCUIT SEAL
           11379
           11359
           11088
           11514
           11224
                                                     TESTING , MAFER
TESTS - CONTROL FOR CONTAMINATED MICROCIRCUIT PROCESSES , HIGH-TEMPERATURE OPERATING
TESTS - METHODS FOR PLANNING AND ANALYZING ACCELERATED
TESTS , REMOVAL OF HYBRID MICROCIRCUIT BEAM-LEAD DEVICES FOR POSTMORTEM
THEIR APPLICATION TO SPACECRAFT ELECTRONIC SYSTEMS , MULTILAYER INTERCONNECTION TECHNIQUE
           11393
           11464
            11592
            11374
                                                   FOR IC AND

THEIR EFFECT ON RELIABILITY ,REPAIRS TO COMPLEX HYBRID CIRCUITS —
THEORETICAL STUDY, NMOS EXPERIMENTAL AND
THERMAL CHARACTERISTICS FOR MIL-STO-883, NEW RECOMMENDATION METHOD-1012 —
THERMAL CYCLING, DEGRADATION OF BONDING WIRES AND SEALING GLASSES WITH EXTENDED
THERMAL CYCLING, DEGRADATION OF BONDING WIRES AND SEALING GLASSES WITH EXTENDED
THERMAL DEMANDS OF ELECTRONIC DESIGN
THERMAL INSTABILITIES IN POWER-TRANSISTORS, COMPUTER MODEL FOR LATERAL
THERMAL CXIDE ISOLATION PROCESS FOR HIGH-DENSITY MEMORIES
THERMAL PROPERTIES OF ANNULAR AND ARRAY GEOMETRY SEMICONDUCTOR DEVICES ON COMPOSITE
HEAT SINKS
THERMAL PULSE BONDING, MECHANICAL
THERMAL PULSE BONDING, MECHANICAL
THERMALLY GROWN SILICON-DIOXIDE BY SELF-QUENCHING TECHNIQUE, STUDY OF DIELECTRIC
BREAKDOWN OF
THERMALLY GROWN SILICON-DIOXIDE SURFACES BY CONTACT ANGLE MEASUREMENTS, CHARACTERIZATION
OF
THERMALLY STIMULATED DISCHARGE EFFECTS IN POLYMER ENCAPSULANTS
                                                                                     FOR IC AND
           11459
11063
11429
            11443
            11566
            11626
            11284
            11589
           11428
11436
            11425
                                                     THERMALLY STIMULATED DISCHARGE EFFECTS IN POLYMER ENCAPSULANTS
THERMALLY STIMULATED MEASUREMENTS - CHARACTERIZATION OF DEFECTS IN SILICON P-Y JUNC
THERMAL-SHOCK PRECOMDITIONING , EXTENDED TEMPERATURE CYCLING OF PLASTIC AND CERAMIC
LC/S WITH
            11744
            11680
                                                                                                                                                                                                                                                                                                                                                IN SILICON P-Y JUNCTIONS
            11745
                                                    THERWIONIC CIRCUITS , INTEGRATED
THERMOCOMPRESSION BONDABILITY OF GOLD , EFFECT OF SURFACE CONTAMINATION ON
THERMOCOMPRESSION BONDING PARAMETERS FOR BEAM-LEAD BONDING , CHARACTERIZATION OF
THERMOCOMPRESSION BONDING , HIGH-TEMPERATURE DEFORMATION PROPERTIES OF GOLD
THERMOCOMPRESSION BONDING , ON CHEMICAL CLEANING FOR
THERMOCOMPRESSION BONDS , TECHNIQUE FOR TESTING TENSILE STRENGTH OF
THERMOPOMPRESSION BONDS , TECHNIQUE FOR TESTING TENSILE STRENGTH OF
THERMOPOMPRESSIONBOND SCHEDULE FOR BEAM-LEAD DEVICES , ANALYSIS AND DEVELOPMENT OF
THICK SPUTTER-DEPOSITED GLAS; FILMS , PHYSICAL PROPERTIES OF
THICKNESS ON BIPOLAR TRANSISTOR CHARACTERISTICS , DEPENDENCE OF SILICON-NITRIDE FILM
THICK-FILM AND THIN-FILM GOLD , CHANGES IN STRENGTH AND RESISTANCE AFTER BURN-IN OF
THICK-FILM AND THIN-FILM RESISTORS , ON LASER-TRIMMING OF
THICK-FILM CIRCUITS , MEASUREMENTS OF SOLDERABILITY OF
THICK-FILM CONDUCTOR RESISTOR SYSTEM USEFUL TO 6-GHZ , PRATICAL ASPECTS IN DETERMINATION
OF
                                                       THERMIONIC CIRCUITS . INTEGRATED
            11711
            11605
           11625
            11088
             11581
              11682
             11656
             11651
            11591
            11579
            11606
11574
                                                       THICK-FILM CONDUCTORS , RELIABILITY CONSIDERATION FOR ULTRASONIC WIRE BONDING ON THICK-FILM FRITLESS METALIZATION , CHARACTERIZATION OF THICK-FILM HYBRID ELECTRONIC WATCH PROTOTYPE
            11588
            11570
            11611
                                                     THICK-FILM HYBRID ELECTRONIC WATCH PROTOTYPE
THICK-FILM HYBRID IC'S
THICK-FILM MATERIAL MICROSTRUCTURE - INFLUENCE OF PROCESSING CONDITIONS
THICK-FILM METALLIZATION ON CERAMIC SUBSTRATES, INTEGRITY OF SOLDER JOINTS CONNECTING
NICKEL LEADS TO
THICK-FILM MICROCIRCUIT MANUFACTURE, SEM PROCESS CONTROL OF THIN-FILM AND
THICK-FILM MICROCIECTRONICS AND PRINTED WIRING BOARDS, TECHNOLOGY AND FABRICATION
SUBPORT FOR
            11237
11571
             11619
             11584
              11302
                                                     SUPPORT FOR

THICK-FILM NETWORKS , QUALIFICATION REQUIREMENTS FOR

THICK-FILM PRINTING , SCREEN - ESSENTIAL TOOL FOR

THICK-FILM PRINTING , SCREEN - ESSENTIAL TOOL FOR

THICK-FILM PROCESS , DESPOSITION WEIGHT - POWERFUL CONTROL TOOL FOR

THICK-FILM PROCESS , PRACTICAL*QUALITY CONTROL PLAN FOR

THICK-FILM RESISTOR PASIES BY WEIGHT , CALIBRATION OF

THICK-FILM RESISTORS FOR MILITARY APPLICATIONS , LASER-TRIMMING OF

THICK-FILM RESISTORS UNDER HIGH-VOLTAGE STRESS AT RESTRICT CONDITION OF NO CURRENT-CARRYING

RESISTANCE SENSITIVITY FOUND IN

THICK-FILM RESISTORS WITH IMPROVED VOLTAGE STABILITY

THICK-FILM RESISTORS , IMPROVED SILVER-PALLADIUM TERMINATION METALLIZATION FOR

THICK-FILM WITH HIGH DIELECTRIC CONSTANT

THICK-FILM WITH HIGH DIELECTRIC CONSTANT

THICK-FILM , TECHNOLOGY , ASSESSMENT - SCREENPRINTING

THICK-FILM , TECHNOLOGY ASSESSMENT - SCREENPRINTING

THICK-FILM SAND THIN-FILMS , BASIC ADHESION MECHANISMS IN

THIN SILCON-DIOXIDE , CONTRACT POTENTIAL MEASUREMENTS ON

THING - CHOS CUSTOM DISIGN , DOING YOUR OWN

THIN-FILM AND THICK-FILM MICROCIRCUIT MANUFACTURE , SEM PROCESS CONTROL OF
                                                                                       SUPPORT FOR
             11647
              11583
              11607
              11604
             11586
              11580
              11585
              11488
              11573
              11623
             11632
              11628
              11669
              11584
```

```
PAC LIBRARY DOCUMENT TITLE -- KEY WORD IN CONTEXT REPORT
                                                                                                                                                                                                                                                                                                                  (1976 ACCESSIONS ONLY)
DDC-ACC#
                                                 STRUCTURES .CHARACTERIZATION AND MODELING OF BIPOLAR TRANSISTORS FABRICATED WITH

COMBINED OXIDE AND DIFFUSED ISOLATION
STUDIES .DESIGN AND USE OF LASER INTERFEROMETER FOR ULTRASONIC BONDING
STUDIES .FAMOS PROM RELIABILITY
STUDIES .FRACTICAL PROBLEMS IN APPLICATION OF ALJMINUM ELECTROMIGRATION FAILURE
STUDIES .PROGRESS REPORT ON NICHROME-LINK PROM RELIABILITY
SYNTHESIS OF IC ELECTRICAL DIAGRAM FROM WASK DATA .COMPUTER-AIDED
SUBSTRATE TECHNICOGY AND EPOXY COMPONENT ATTACH FOR HYBRID FABRICATION .MULTILEVEL
SUBSTRATES AELIABILITY CRITERIA - USER VIEW-POINT .ALUMNA
SUBSTRATES .ITH NUMBS FOR FACE-DOWN BONDING OF HYBRID COMPONENTS .PREPARATION OF
SUBSTRATES .FABRICATION ASSEMBLY AND TEST OF HYBRIDS ON EPOXY-FIBER GLAS:
SUBSTRATES .GOLD ALUMINUM INTERMETALLICS ON THIM-FILM HYBRID MICROCIRCUIT
SUBSTRATES .INTEGRITY OF SOLDER JOINTS COMMECTING NICKEL LEADS TO THICK-FIL. METALLIZATION
ON CERRAIC
         11567
           11730
          11738
11349
           11735
           11055
           11457
           11243
          11239
           11582
           11727
           11619
                                                                                ON CERAMIC
                                                    SUBSTRATES ,VACUAR DEPOSITED SILICON DEVICES ON FUSED SILICA
SUBSYSTEM DEVELOPHENT ,RADIATION HARDENED HIS INPUT/OUTPUT
SUPERCONDUCTING TUTLED DEVICES AS ALTERNATIVE TO SEMICONDUCTORS FOR FAST CO.PUTER
           11277
           11206
           11070
                                                                                  CIRCUITS
                                                    GRA Y: GLOWING THICK STRAIG BRINING BRINING BRINING BLACK ALL ALLIA THE THICK BET THEORY IN
           11302
                                                                                 PASRICATION
                                                     SURFACE ANALYSIS TECHNIQUES FOR DEPTH PROFILING OF MICROELECTRONIC MATERIAL . PROBLEMS
           11544
                                                  IN USING
SURFACE CHARGE INDUCED INVERSION FAILURE OF JUNCTION ISOLATED MONOLITHIC SILICON
IC'S ,STUDY 'DF
SURFACE CLEANING BY ULTRAVIOLET RADIATION
SURFACE CHARINATION ON THERMOCOMPRESSION BONDABILITY OF GOLD ,EFFECT OF
SURFACE OSTORPTION OF GASES FROM PRINTONESIST
SURFACE OXIDE LAYER, BY X-RAY APPEARANCE POTENTIAL SPECTROSCOPY ,INVESTIGATION OF
SURFACE PHOTOVOLTAGE DETECTION OF DEFECTS IN SILICON MARKERS ,SCANNED
SURFACE POTENTIAL EQUILIBRATION METHOD OF SETTING CHARGE IN CCO'S
SURFACE POTENTIALS ON IC'S AT HIGH-FREQUENCIES WITH SEM ,OUARITATIVE DETERMINATION
OF
                                                                                  IN USING
           11721
           11654
           11711
           11298
           11653
           11454
           11232
           11541
           11320
                                                     SURFACE REGIONS ON ELECTRICAL CONDUCTIVITY OF EXTRINSIC SEMICORDUCTOR FILMS , EFFECT
                                                 SURFACE STATES AT SILICON SILICON-DIOXIDE INTERFACE , MEASUREMENT OF LOW DENSITIES

SURFACE, FACTORS AFFECTING AVALANCHE INJECTION INTO INSULATING LAYERS FROM SEMICONDUCTOR
SURFACES BY CONTACT ANGLE ALASUREMENTS , CHARACTERIZATION OF THEM MALLY GROWN SILICON-DIOXIDE
SURFACES PLASMA CLEANING OF VERAL
SURVEY STUDY, IC ELECTROMAGNETIC SUSCEPTIBILITY
SURVEY STUDY, IC ELECTROMAGNETIC SUSCEPTIBILITY
SUNCEPTIBILITY OF MICROHELDS IN HYBRID LICROCIRCUITS TO CORROSION DEGRADATION
SUSCEPTIBILITY SURVEY STUDY - IC ELECTROMAGNETIC
SYMCTHOMAGNETIC - INTERNAL RESISTANCE
SYMCHROMIZING CIRCUIT FOR TV RECEIVERS SING IIL TECHNIQUOS - VERTICAL
TAKES NEW DIRECTION ON ALUMINUM AND GOLD METAL SYSIEMS SEFFECTS OF FAST
TECHNICLOGY-400-4 SEMICONDUCTOR MEASUREMENT
TECHNICLOGY-400-4 SE
                                                     SURFACE STATES AT SILICON SILICON-DIOXIDE INTERFACE, MEASUREMENT OF LOW DENSITIES
           11487
           11477
           11425
11424
           11343
            11362
            11444
           11343
11297
11513
11412
            11623
             11426
            11359
           11568
            11635
             11075
             11264
             11388
            11709
11182
11248
             11246
             11247
             11130
            11745
             11449
             11486
             11088
             11293
                                                    TERMINATION METALLIZATION FOR THICK-FILM RESISTORS, IMPROVED SILVER-PALLADIUM
TEST FOR BEAN-LEAD BOND INTEGRITY, USE OF ACOUSTIC EMISSION AS "ON-DESTRUCTIVE"
TEST OF EBS-DIDDE AT 20G-300-WATT DISSIPATION, LIFE
TEST OF HYBRIDS ON 2POXY-FIBER GLASS SUBSIRATES, FABRICATION ASSEMBLY AND
TEST OF PARYLENE AS PROTECTIVE SYSTEM FOR MICROCIRCUITY
TEST TECHNIQUES AS EFFECTIVE MICROCIRCUIT SCREENING METHODS, EVALUATION OF HIGH-TEMPFRATURE
ACCELERATED LIFE
TESTABLE 4K-RAM, SIMPLIFIED PERIPHERAL CIRCUITS FOR MARGINALLY
TESTERS - COMPONENTS IC'S PC-CARDS ASSEMBLIES
TESTING AND HEED FOR STANDARDIZED FORMULATIONS, CASE FOR BESTER EPOXY PERFORMANCE
TESTING OF COMBINATIONAL LOGIC CELLS IN LARGE-SCALE ARRAYS, EFFICIENT
            11573
11731
11563
             11582
             11442
             11476
             11056
            11633
             11169
             11367
                                                       TESTING OF COMBINATIONAL LOGIC CELLS IN LARGE-SCALE ARRAYS, EFFICIENT
```

```
(1976 ACCESSIONS ONLY)
                                                 RAC LIBRARY DOCUMENT TITLE -- KEY WORD IN CONTEXT REPORT
DOC-ACC#
                                                 SOLID-STATE DEVICES .CIRUMP - ITS DEVELOPMENT AND USE IN SOLUTION OF PROBLEMS OF CONDUCTION HEAT FLOW IN
          11227
                                                 CONDUCTION HEAT FLOW IN

SOLID-STATE LAMPS , VAPOR DISPOSITION OF GALLIUM-PHOSPHIDE HIGH-EFFICIENCY YELLOW
SOLID-STATE TRANSCEIVER , INTEGRATED
SOLUTION OF PROBLEMS OF CONDUCTION HEAT FLOW IN SOLID-STATE DEVICES , CIRUMP - ITS
DEVELOPMENT AND USE IN

SOME PITFALLS IN FAST RAMP C-V MEASUREMENTS
SOME PRATICAL REMARKS ON DESIGN OF EXPERIMENTAL SYSTEMS FOR EXPITAXIAL GROWTH OF
          11204
          11227
         11400
                                                                               SI GE AND SI-GE
                                                 SI GE AND SI-GE
SOS AND SPINEL .COMPARSION OF SEMICONDUCTING PROPERTIES OF THIN-FILMS OF
SOS CIRCUITRY .RADIATION RESISTANT CMOS
SOS IC LICHHOLOGY FORECAST
SOS ISLAND EDGE PROFILES FOLLOWING OXIDATION
SOS MOS MODELING FOR CIRCUIT DESIGN
SOS PROCESSES FOR FABRICATION OF RADIATION HARDENED MIS DEVICES AND IC'S .INVESTIGATION
          11364
          11394
          11439
          11251
           11496
                                                  SOS RELIABILITY STUDY , CMOS
SOS TECHNOLOGY ADVANCES AND APPLICATIONS , RECENT
SOS TECHNOLOGY , EVALUATION OF
SOS , ELASTORESISTANCE OF N-TYPE
SOS , HALL EFFECT IN
SOS , HIGH-SPEED CMOS
SOURCES FOR FIBER OPTICAL COMMUNICATIONS , RELIABILITY SEMICONDUCTOR LIGHT
SOURCES , PLAMER DIFFUSION
           11723
           11390
           11306
          11278
          11710
           11561
           11354
                                                    SOURCES , PLANER DIFFUSION
                                                   SPACE AGE SPIN-OFF TO ACHIEVE RELIABILITY AND LONG LIFE ,MICROCIRCUIT PACEMAKER SPACE STATION ,DESIGN PROCESSING AND TESTING OF LSI ARRAYS FOR SPACECRAFT ELECTRONIC SYSTEMS ,MULTILAYER INTERCONNECTION TECHNIQUE FOR IC AND THEIR
           11692
            11157
                                                SPACECRAFT ELECTRONIC SYSTEMS "AULTILAYER INTERCHINDECTION TECHNIQUE FOR IC AND THEIR APPLICATION TO SPACEPROGRAM HYBRID MICROCIRCUIT TECHNOLOGY IN BRITISH NATIONAL SPECIFICATION, GOLD PLATING - EFFECT OF DESIGN

SPECS BEHARE THOSE FET OF—AMP

SPECS HACTS AND FALLACIES OF RADIATION HARD DEVICE SPECTROSCOPY, INVESTIGATION OF SURFACE OXIDE LAYERS BY X-RAY APPEARANCE POTENTIAL SPEED CHOOKY-SOS CIRCUITS ALO.—POWER HIGH SPINCHT TO ACHMAKER SPACE AGE SPECTROSCOPY, INVESTIGATION OF SURFACE OXIDE LAYERS BY X-RAY APPEARANCE POTENTIAL SPEED CHOOKY-SOS AND SPINCH TO ACHMAKER SPACE AGE SPOT IN-LINE QUALITY CONTROL SYSTEM FOR HYBRID MICROELECTRONIC ASSEMBLIES

SPREADING RESISTANCE SYMPOSIUM, SEMICONDUCTOR MEASUREMENT TECHNOLOGY

SPUTTER THOS TECHNOLOGY, NOW GEOMETRY IN SPUTTER THOSE THORAGO THE SYMPOSIUM, SEMICONDUCTOR MEASUREMENT TECHNOLOGY

SPUTTER THOSE THORAGO THE SYMPOSIUM, SEMICONDUCTOR MEASUREMENT TECHNOLOGY

STANDARDIZATION ACOUISITION AND TECHNOLOGY AND STANDARDIZATION ACOUISITION AND TECHNOLOGY HIGHLIGHTS - SOLIO

STATE TECHNOLOGY, HIGHLIGHTS - SOLIO

STATES AT SILICON SILICON-DIOXIDE INTERFACE MEASUREMENT OF LOW DENSITIES OF SURFACE STATIC RAM MITH NORMALLY-OFF-TYPE SCHOTTKY BARRIER FET'S

STATION, DESION PROCESSING AND TESTING OF LSI ARRAYS FOR SPACE

STATUS AND TRENDS IN US-COVENNMENT DATA STORAGE APPLICATIONS, BURBLE MEMORY STATUS OF ACCELERATED TESTING OF IC'S, PRESENT-DAY

STICKY QUESTION, EPDXY VS EUTECTIC BONDING -

STIMULATED MEASUREMENTS - CHARACTERIZATION OF DEFECTS IN SILICON P-N JUNCTIONS, THERMALLY STIMULATED MEASUREMENTS - CHARACTERIZATION OF DEFECTS IN SILICON P-N JUNCTIONS, THERMALLY STORAGE APPLICATIONS, BUBBLE MEMORY STATUS AND TRENDS IN US-COVERNMENT DATA STORAGE APPLICATION OF SILICON-PILAY OF CHARGE STORAGE MON-VOLATILE MEMORY CELLS, DUAL DIELECTRIC CHARGE

STORAGE MON-VOLATILE MEAD
            11374
                                                                                 APPLICATION TO
           11376
           11240
           11414
           11223
            11653
            11497
            11364
           11692
11608
            11635
           11082
             11080
             11656
             11488
            11695
            11210
             11593
            11665
             11262
             11487
             11079
             11157
            11145
             11149
               11744
              11680
               11145
             11652
             11254
              11365
             11591
                                                    STRENGTH AND RESISTANCE AFTER BURN-IN OF ALUMINUW WIRE BONDS TO THICK-FILM AND THIN-FILM GOLD CHANGES IN

STRENGTH OF GOLD-PLATED COPPER LEADS ON THIN-FILM CIRCUITS UNDER ACCELERATED-AGING STRENGTH OF THERMOCOMPRESSION BUNDS. TECHNIQUE FOR TESTING TENSILE

STRESS AT RESTRICT CONDITION OF NO CUPRENT-CARRYING RESISTANCE SENSITIVITY FOUND IN THICK-FILM RESISTORS UNDER HIGH-VOLTAGE

STRESS, ELECTRICAL PROPERTIES OF METAL SILICON-DIOXIDE SILICON STRUCTURES UNDER MECHANICAL STRESSING DETERMINATION OF USEFUL LIFE OF 2-LAYER METALLIZATION SYSTEMS VIA ACCELERATED STRESS-CORROSION CRACKING OF KOVAR PACKAGE LEADS METALLURGICAL ANALYSIS OF STRIPES ELECTROMIGRATION FAILURE IN VICHROME THIN-FILM
STROBOSCOPIC TECHNIQUES, INTERNAL WAVEFORM MEASUREMENTS OF MOS 3-TRANSISTOR DYNAMIC RAM USING SEM
             11698
             11098
             11585
              11292
             11465
             11713
             11542
                                                     STRUCTURE , ELECTRICALLY REPROGRAMMABLE GON-VOLATILE SEMICONDUCTOR MEMORY WITH METAL
             11268
              11547
               11554
                                                     NITRIDE MOLYBDENUM OXIDE SILICON
STRUCTURE, HIGH-POMER MOS FET MITH VERTICAL DRAIN ELECTRODE AND MESHED GATE
STRUCTURES BY NUCLEAR AND ELECTRICAL TECHNIQUES, ANALYSIS OF SEMICONDUCTOR
STRUCTURES UNDER MECHANICAL STRESS, ELECTRICAL PROPERTIES OF METAL SILICON-DIOXIDE
             11546
11702
              11292
```

SILICON

```
RAC LIBRARY DOCUMENT TITLE - KEY WORD IN CONTEXT REPORT
                                                                                                                                                                                                                                                                                                                                                                (1976 ACCESSIONS ONLY)
DOC~ACC#
                                                         THIN-FILM CIRCUITS UNDER ACCELERATED-AGING, STRENGTH OF GOLD-PLATED COPPER LEADS ON THIN-FILM CONDUCTORS, ELECTROMICRATION FAILURE IN GOLD
THIN-FILM GOLD, CHANGES IN STRENGTH AND RESISTANCE AFTER BURN-IN OF ALUMINUM WINE BONDS TO THICK-FILM AND
THIN-FILM HYBRID MICROCIRCUIT SUBSTRATES, GOLD ALUMINUM INTERMETALLICS ON THIN-FILM METALIZATION, BERYLLIUM - HIGH-RELIABILITY
THIN-FILM MULTILAYERING TECHNIQUE FOR HYBRID MICROCIRCUITS
THIN-FILM NETWORKS, DETECTION AND CORRECTION OF MATERIALS AND PROCESSES PROBLEMS
            11698
            11 448
           11591
           11727
           11726
11098
                                                      THIN-FILM NETWORKS DETECTION AND CORRECTION OF MATERIALS AND PROCESSES PROBLEMS
IN
THIN-FILM PASSIVATION, TITATIUM NITROXIDE BURIED-LAYER
THIN-FILM RESISTORS, ON LASER-TRIMMING OF THICK-FILM AND
THIN-FILM SESISTORS, ON LASER-TRIMMING OF THICK-FILM AND
THIN-FILM SISITORS, ON LASER-TRIMMING OF THICK-FILM AND
THIN-FILM SITIPES .**LECTROMIGRATION FAILURE IN NICHROME
THIN-FILMS OF SOLAND SPIMEL, COMPANSION OF SEMICONDUCTING PROPERTIES OF
THIN-FILMS ON SEMICONDUCTOR DEVICES, REVIEW OF LIMITATIONS OF ALUMINUM
THIN-FILMS ON DEMICONDUCTOR DEVICES, REVIEW OF LIMITATIONS OF ALUMINUM
THIN-FILMS, FUSING AEGIANISMS OF NICHROME
THIN-FILMS, FUSING AEGIANISMS OF NICHROME
THOSE FET OP-AMP SPECS, BEHARE
THRUS, IN DIGITAL LOGIC, MOS — RCA PIONTERED TECHNOLOGY CMOS — RCA'S
THYRISTOR — NEW COMPONENT, FIELD CONTROLLED
TIME OF OP-AMPS, RELATIONSHIP BETWEEN FREQUENCY RESPONSE AND SETTLING
TIME OF OP-AMPS, RELATIONSHIP BETWEEN FREQUENCY RESPONSE AND SETTLING
TIME OF OP-AMPS, RELATIONSHIP BETWEEN FREQUENCY RESPONSE AND SETTLING
TIMESERPING REVOLUTION THROUGH CMOS TECHNOLOGY
TIME-DEPENDENT RELATIONSHIPS IN SOLAR INTERCONNECTIONS
TIMES THROUGH COMPUTER-ADED DESION, KEEPING UP WITH
TITAMIUM NITROXIDE SURIED-LAYER THIS-FILM PASSIVATION
TOGETHER, L5 PHYSICAL DESIGN PUTS IT ALL
TOGETHER, L5 PHYSICAL DESIGN PUTS IT ALL
TOLERANT A/O-CONVERTER, HIGH-PRECISION COMPONENT
TOLERANT GATED VIDEO AMPLIFIER, RADIATION
TOLL FOR THICK-FILM PRINTING, SCRPEN — ESSENTIAL
TOOL FOR THICK-FILM PRINTING, SCRPEN — ESSENTIAL
TOLE FOR THICK-FILM PRINTING, SCRPEN — ESSENTIAL
TOLL FOR THICK-FILM PRINTING, SCRPEN — ESSENTIAL
TOLL FOR THICK-FILM PRINTING, SCRPEN — ESSENTIAL
TOLL FOR THICK-FILM PRINTING, SCRPEN — ESSENTIAL
TOTAL INFRAMED INTERNAL REFLECTION FOR CHARACTERIZATION OF ELECTRONIC FILMS, ATTENDATED
TOTAL INFRAMED INTERNAL REFLECTION FOR CHARACTERIZATION OF ELECTRONIC FILMS, ATTENDATED
TOTAL INFRAMED INTERNAL REFLECTION FOR CHARACTERIZATION OF CHARGE RESIDUAL FOR
TRANSER USING IMPULSE AND FREQUENCY RESPONSES, "MEASUREMENT OF CHARGE RESIDUAL FOR
TRANSFER USING I
           11241
          11569
11579
11416
11713
11364
            11640
            11103
11714
11734
             11484
             11414
             :1663
             11556
             11297
           11522
             11668
             11618
             11672
           11569
11471
11052
11133
             11583
             11607
             11724
            11622
11699
             11204
             11492
            11543
                                                            TRANSFORMATION TO MODEL YIELD OF IC'S AS FUNCTION OF ACTIVE CIRCUIT AREA JUSE OF
                                                         POWER
TRANSISTOR CHARACTERISTICS DEPENDENCE OF SILICON-NITRIDE FILM THICKNESS ON BIPOLAR
TRANSISTOR LOGIC SCHOTTKY
TRANSISTOR MONOLITHIC INTEGRATION PROCESS CMOS AND COMPLEMENTARY ISOLATED BIPOLAR
TRANSISTOR PRODUCTION PROCESS MONITORING IN
TRANSISTORS FABRICATED WITH COMBINED DXIDE AND DIFFUSED ISOLATION STRUCTURES CHARACTERIZATION
AND MODELING OF BIPOLAR
TRANSISTORS FOR LOM-POWER IC'S, BASE DIFFUSION ISOLATED
TRANSISTORS DUBBLE EPITAXIAL ISOLATION METHOD FOR FABRICATION OF IC
TRANSISTORS, ORAIN VOLTAGE LIMITATIONS OF MOS
TRANSISTORS, HIGH SLEW RATE MONOLITHIC OP-AND USING COMPATIBLE COMPLEMENTARY PNP
TRANSISTORS, HIGHLY RELIABLE HIGH-VOLTAGE
TRANSISTORS, HIGHLY RELIABLE HIGH-VOLTAGE
TRANSISTORS, HIGH-SPFED LOGIC LSI USING DIFFUSION SELF-ALIGNED ENHANCEMENT DEPLETION
                                                                                             POWER
             11651
             11073
             11275
             11383
             11567
             11397
             11312
             11282
             11272
            11523
11548
11064
                                                                                             HOS
                                                           TRANSISTORS , REDUCED GAIN OF ION-IMPLANTED
TRANSPARENT METAL OXIDE ELECTRODE CID IMAGER ARRAY
TRANSPORT AND POLARIZATION EFFECTS IN DIELECTRICS OF MSI AND LSI DEVICES , CHARGE
TRANSPORT PROPERTIES OF CONLUCTION ELECTRONS IN M-TYPE INVERSION LAYERS IN -100-SURFACES
             11470
            11049
11195
             11300
                                                                                              OF SILICON
                                                            TRAPPING IMPURITIES IN SILICON LONG TERM MEMORY IN JUNCTION DEVICES USING MULTIVALENT TRAPPING IN CVD-ALUMINA FILAS ON SILICON .EFFECTS OF POSTDEPOSITION ANNEALING TREATMENTS
            11293
11641
             11438
11641
                                                            TRAPS TURNEL INJECTION INTO GATE OXIDE
TREATMENTS ON CHARGE TRAPPING IN CVD-ALUMINA FILMS ON SILION , EFFECTS OF FOSTDEPOSITION
AMBEALING
                                                          ANNEALING
TREES - PROGRAM, COMPUTER GENERATED TROUBLESHOOTING
TRENDS IN MICROHAVE POWER-TRANSISTORS
TRENDS IN US-COVERNAEM DATA STORAGE APPLICATIONS, BUBBLE MEMORY STATUS AND
TRIMMING OF FUNCTIONAL HYBRID MICROCIRCUITS, ACTIVE LASER-TRIMMER FOR PRODUCTION
THIMMING PERFORMANCE FROM LASER SYSTEM, METHOD OF OBTAINING OPTIVUM
TROUBLESH-OFING TREES - PROGRAM, COMPUTER GENERATED
TIL COMPATIBLE MOS LOGIC, WADS - HIGH-SPEED
TIL RAM TESTING, BIPOLAR ECL AND
TIL, LOW-POWER SCHOTTKY
TUNNOSTEN METALIZATION FOR LSI APPLICATIONS
TUNNEL DEVICES AS ALTERNATIVE TO SEMICONDUCTORS FOR FAST COMPUTER CIRCUITS, SUPERCONDUCTING
TUNNEL INJECTION HITO GATE OXIDE TRAPS
TUTORIAL SESSIONS ON HYBRID TECHNOLOGY INTRODUCTION
             11296
11382
             11145
             11613
11614
11296
              11366
               11514
             11104
               11401
              11070
              11438
```

```
RAC LIBRARY DOCUMENT TITLE - KEY MORD IN CONTEXT REPORT
                                                                                                                                                                                                                                                                                                                                             (1976 ACCESSIONS ONLY)
DOC-ACC#
                                                     IV RECEIVERS USING IIL TECHMIQUES , VERTICAL SYNCHRONIZING CIRCUIT FOR UHF HYBRID INTEGRATED 45-MATT 2-STAGE AMPLIFIER WITH OCTAVE BANDWIDTH UHF POMER-TRANSISTORS, METALIZATION SYSTEM FOR MICROWAVE AND ULTRA HIGH-SPEED CLOCK-PULSELESS SCAMMER FOR MOS IMAGE SENSORS ULTRA LON-OHM CHIP RESISTORS
ULTRASONIC BONDING STUDIES , DESIGN AND USE OF LASER INTERFEROMETER FOR ULTRASONIC PROBE , ELECTRICAL CONTACT THROUGH SILICON-DIOXIDE OVERLAY BY ULTRASONIC WIRE BONDING ON IHICK-FILM CONDUCTORS , RELIABILITY CONSIDERATION FOR ULTRASONIC WIRE BONDING , HIGH RELIABILITY ULTRAVIOLET RADIATION , SURFACE CLEANING BY UNDER ACCELERATED-AGING, STRENGTH OF GOLD-PLATED COPPER LEADS ON THIN-FILM CIRCUITS UNDER CONSTANT AND REVERSED DC POMERING , ELECTROWIGRATION FAILURE IN ALUMINUM THIN-FILMS UNDER EXTERNAL PRESSURE - FORMULAS FOR SCREENING AND DESIGN , RECTANGULAR FLAT-PACK LIDS
           11075
           11135
          11387
11047
11576
11730
           11479
             11588
           11590
11654
           11698
            11440
                                                      LIDS

UNDER HIGH-VOLTAGE STRESS AT RESTRICT CONDITION OF NO CURRENT-CARRYING ,RESISTANCE

SENSITIVITY FOUND IN THICK-FILM RESISTORS

UNDER MECHANICAL STRESS ,ELECTRICAL PROPERTIES OF METAL SILICON-DIGXIDE SILICON STRUCTURES

UNDERSTANDING AND USING UNIQUE CMOS OP-AMP

UNDOPED POLYSILICON INTERELECTRODE ISOLATION ,EFFECTS OF RADIATION ON BURRIED-CHANNEL

CCD'S WITH DOPED POLYSILICON GATES AND

UNDOPED POLYSILICON ,ELECTRONIC PROPERTIES OF

USER VIER-POINT ,ALUMINA SUBSTRATES RELIABILITY CRITERIA -

US-COVERNMENT DATA STORAGE APPLICATIONS ,BUBBLE MEMORY STATUS AND TRENDS IN

UTILIZED AS PROM ELEMENIS ,ELECTRICALLY SHORTED SEMICONDUCTOR JUNCTIONS

VACUUM DEPOSITED SILICON DEVICES ON FUSED SILICA SUBSTRATES

VAPOR DISPOSITION OF GALLIUM-PHOSPHIDE HIGH-EFFICIENCY YELLOM SOLID-STATE LAMPS

VARIATIONS ON NICHROME-LINK PROMS ,EFFECTS OF PROGRAMMING

VERIFICATION OF CCD CONCEPT ,EXPERIMENTAL

VERSATILE BUILDING BLOCK FOR MICRO-POWER DIGITAL AND ANALOG APPLICATIONS ,CMOS PLL
           11585
           11292
11517
11679
            11.265
             11243
           11145
11739
11277
            11638
              11455
            11499
            11674
                                                         VERSUS ROUND WIRE RELIABILITY FOR HYBRID MICROCIRCUITS ,RIBBON WIRE VERTICAL DRAIN ELECTRODE AND MESHED GATE STRUCTURE ,HIGH-POWER MOS FET WITH VERTICAL SYNCHROMIZING CIRCUIT FOR TV RECEIVERS USING IIL TECHNIQUES VIA ACCELERATED STRESSING ,DETERMINATION OF USEFUL LIFE OF 2-LAYER METALLIZATION
            11697
            11546
11075
            11465
                                                        SYSTEMS
VIDED AMPLIFIER , RADIATION TOLERANT GATED
VIDEO BANDWIDTH CCD DELAY LINE , MULTIPLEXED
VIDEO PROTOTYPE MACHINE , FABRICATION OF
VIEN-POINT , ALUMINA SUBSTRATES RELIABILITY CRITERIA - USER
VISCOSITY CONTROL IN MULTILAYER GLASSES NEM CONCEPT , HIGH-TEMPERATURE
VISUAL INSPECTION , TECHNIQUES OF FINAL PRESEAL
VMOS - HIGH-SPEED TIL COMPATIBLE MOS LOGIC
VMOS - NEM MOS IC TECHNIQUEOY
VDIDS , NON-DESTRUCTIVE RADIOGRAPHIC INSPECTION OF CERAMIC CHIP CAPACITORS FOR DELAMINATIONS
AND
            11133
            11066
            11203
11243
            11572
11228
11366
11274
              11732
                                                         VOLTAGE IN PLANE AND PLANAR P-N JUNCTIONS .SIMPLE ETCH CONTOUR FOR NEAR IDEAL BREAKDOWN VOLTAGE IN PLANE AND FOR A STRANSISTORS .DRAIN VOLTAGE OF CMOS ICAS .LIMITATIONS ON MAXIMUM OPERATING VOLTAGE STABILITY .THICK-FILM RESISTORS WITH IMPROVED VS EUTECTIC BONDING - STICKY QUESTION .EPOXY VULNERABILITY ANALYSIS OF D/A-CONVERTER .COMPUTER-AIDED
              11549
            11282
11565
11488
              11149
               1409
              11393
11454
11602
                                                          WAFER TESTING
                                                          WAFER 1831 AND
WAFERS , SCANNED SURFACE PHOTOVOLTAGE DETECTION OF DEFECTS IN SILICON
WALLED MICROELECTROVICS PACKAGES , DESIGN OF FLEXIBILITY OF GLASS
WATCH PROTOTYPE , THICK-FILM HYBRID ELECTRONIC
WATER ABSORPTION IN CVD BORDSILICATE GLASS-FILMS
WAVEFORM MEASUREMENTS OF MOS 3-TRANSISTOR DYNAMIC RAW USING SEM STROBOSCOPIC TECHNIQUES
               11011
               11489
                                                        WAVEFORM MEASUREMENTS OF MOS 3-TRANSISTOR DYNAMIC RAW USING SEM STROBOSCOPIC TECHNIQUES
,INTERNAL
WAVEFORMS ON PERFORMANCE OF CCD'S, INFLUENCE OF CLOCK
MEIGHT - POMERFUL CONTROL TOOL FOR THICK-FILM PROCESS, DESPOSITION
WEIGHT, CALIBRATION OF THICK-FILM RESISTOR PASTES BY
WHAT ARE FACTS, BEAM-LEADS -
WIDTH DEPENDENCE OF ELECTROMIGRATION LIFE IN ALUMINUM-COPPER AL-CU-SI AND SILVER CONDUCTORS
WIRE BOND RELIABILITY REPORT, RE-APPRAISAL OF RAC MICROCIRCUIT
WIRE BONDING ON THICK-FILM CONDUCTORS, RELIABILITY CONSIDERATION FOR ULTRASONIC
WIRE BONDING, HIGH RELIABILITY ULTRASONIC
WIRE BONDS TO COLD METALLIZATION, METALLURGICAL ASPECTS OF ALUMINUM
WIRE BONDS TO THICK-FILM AND THIN-FILM GOLD, CHANGES IN STRENGTH AND RESISTANCE AFTER
BURN-IN OF ALUMINUM
WIRE RELIABILITY FOR HYBRID MICROCIRCUITS, RIBBON WIRE VERSUS ROUND
WIRE VERSUS ROUND WIRE RELIABILITY FOR HYBRID MICROCIRCUITS, RIBBON
WIRES AND SEALING GLASSES WITH EXTENDED THERMAL CYCLING, DEGRADATION OF BONDING
WIRES BONDED TO GOLD METALLIZATION IN MICROSUBSTRATES, INVESTIGATION INTO FAILURES
OF ALUMINUM
               11542
             11368
               11586
               11219
               11453
               11162
              11588
11590
11728
               11591
              11697
11697
11443
               11729
                                                          OF ALUMINUM
WIRES IN HIGH-ACCELERATION HYBRID APPLICATIONS , I-MIL GOLD
WIRING BOARDS , TECHNOLOGY AND FABRICATION SUPPORT FOR THICX-FILM MICROELECTRONICS
AND PRINTED
               11140
               11302
                                                            X-RAY APPEARANCE POTENTIAL SPECTROSCOPY, INVESTIGATION OF SURFACE OXIDE LAYERS BY
X-RAY PHOYOELECTRON SPECTROSCOPY, SODIUM-IONS AT DEFECT SITES AT SILICON-DIGXIDE SILICON INTERFACES
AS DETERMINED BY
               11653
11437
```

	RAC LIBRARY DOCUMENT TITLE KEY MORD IN CONTEXT REPORT (1976 ACCESSIONS ONLY)
DOC~ACC#	
11467	X-RAY RADIATION-EFFECTS ON SEMICONDUCTOR DEVICES
11638	YELLOW SOLID-STATE LAMPS .APOR DISPOSITION OF GALLIUM-PHOSPHIDE HIGH-EFFICIENCY
11543	YIELD OF TO'S AS FUNCTION OF ACTIVE CIRCUIT AREA JUSE OF POWER TRANSFORMATION TO MODEL
11587	YIELDS AS FUNCTION OF PHYSICAL DESIGN PARAMETERS .FINE-LINE SCREEN PRINTING
11603	YIELDS IN HYBRID PACKAGE HERMETIC SEALING - PROCESS CONTROL IS ANSWER , HOW TO ACHIEVE AND JAINTAIN HIGH
11083	YIELDS NEW GENERATION OF MICHOPROCESSORS .N-CHANNEL NOS TECHNOLOGY
11669	YOUR DWN THING - CHOS CUSTOM DESIGN , DOING

&U.S. GOVERNMENT PRINTING OFFICE: 1976-714-025/66

1

是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就 我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,